



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

MB86R01

DATA SHEET

July, 2009 the 1.4 edition

The Fujitsu logo consists of the word "FUJITSU" in a bold, black, sans-serif font. A stylized infinity symbol or a series of three dots is positioned above the letter "j".

FUJITSU MICROELECTRONICS
PROPRIETARY AND CONFIDENTIAL

Trademarks

ARM is a registered trademark of ARM Limited in UK, USA and Taiwan.

ARM is a trademark of ARM Limited in Japan and Korea.

ARM926EJ-S and ETM9 are trademarks of ARM Limited.

- The contents of this document are subject to change without notice.
Customers are advised to consult with sales representatives before ordering.
- The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.
- Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
- The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
- Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
- Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.
- The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

All rights reserved, Copyright FUJITSU MICROELECTRONICS LIMITED 2007 - 2009

Revision History

Date	Ver.	Contents
2007/07/12	1.0	Newly issued
2007/08/20	1.1	<ul style="list-style-type: none"> 8.3.1. Recommended Power On/Off Sequence <ul style="list-style-type: none"> • Revised the last line of description (PLL reference clock part) 8.4.3. ADC <ul style="list-style-type: none"> • Revised value of table 8-16 • Revised and deleted descriptive content of note • Revised footnote (*2) of table 8-17 8.4.4. I²C Bus Fast Mode I/O <ul style="list-style-type: none"> • Revised table 8-18 and footnote • Deleted footnote (*3) 8.5.9. I²C Bus Timing <ul style="list-style-type: none"> • Revised footnote (*2) of table 8-37 8.5.12. MLB Signal Timing <ul style="list-style-type: none"> • Revised MLB to MediaLB • Revised footnote of table 8-42, 8-45
2007/11/09	1.2	<ul style="list-style-type: none"> 4. Function list <ul style="list-style-type: none"> • Revised contents of the list 6. Pin assignment <ul style="list-style-type: none"> • Revised figures in 1-8/1-9 pages • Added "top view" statement 7.1. Pin Multiplex <ul style="list-style-type: none"> • Revised description of note • Added mode setting description to pin multiplex group #1 ~ #5 • Revised table of pin multiplex group #2 and #4 7.2.4. USB 2.0 Host/Function related pin <ul style="list-style-type: none"> • Revised description of USB_EXT12K pin 7.2.5. External interrupt controller related pin <ul style="list-style-type: none"> • Revised title 7.2.12. A/D converter related pin <ul style="list-style-type: none"> • Revised pin name: AD_AVD0 → AD_AVD, AD_AV81 → AD_AV8 7.2.24. Unused pin <ul style="list-style-type: none"> • Added this section 7.2.25. Unused pin with pin multiplex function in the duplex case <ul style="list-style-type: none"> • Added this section 8.4.2. DDR2SDRAM IF I/O (SSTL_18) <ul style="list-style-type: none"> • Revised table 8-12 8.5.1. Memory Controller Signal Timing <ul style="list-style-type: none"> • Revised table 8-21 • Revised figure 8-8 and 8-9 • Added figure 8-10, 8-11, and 8-12 8.5.6.2. Input Signal <ul style="list-style-type: none"> • Revised figure 8-23
2008/02/07	1.3	<ul style="list-style-type: none"> 6. Pin assignment <ul style="list-style-type: none"> • Revised figure and table 7.2.2. IDE66 related pin <ul style="list-style-type: none"> • Revised type • Revised status pin after reset 7.2.3. SD memory controller related pin <ul style="list-style-type: none"> • Unified SD_DAT[0] and SD_DAT[3:1] 7.2.7. CAN related pin <ul style="list-style-type: none"> • Revised type

Date	Ver.	Contents
2008/02/07	1.3	<ul style="list-style-type: none"> 7.2.8. I2S related pin <ul style="list-style-type: none"> • Revised type • Revised status pin after reset 7.2.10. SPI related pin <ul style="list-style-type: none"> • Revised type 7.2.11. PWM related pin <ul style="list-style-type: none"> • Revised type • Added comment 7.2.13. DDR2 related pin <ul style="list-style-type: none"> • Revised resistance value of *2 7.2.15. Video captured related pin <ul style="list-style-type: none"> • Revised type • Added comment 7.2.18. ICE related pin <ul style="list-style-type: none"> • Revised status pin after reset of XSRST 7.2.20. ETM related pin <ul style="list-style-type: none"> • Revised pin name in description column of TRACECLK 7.2.22. MediaLB related pin <ul style="list-style-type: none"> • Revised pin name • Revised type 7.2.24. Unused pin <ul style="list-style-type: none"> • Revised process • Deleted BIGEND • Revised pin name of B17, B16, C17, C16, and D16 7.2.25. Unused pin with pin multiplex function in the duplex case <ul style="list-style-type: none"> • Revised process 8.1. Maximum Ratings <ul style="list-style-type: none"> • Revised table 8-1
2009/07/07	1.4	<ul style="list-style-type: none"> 7.2.14. DISPLAY related pin <ul style="list-style-type: none"> • Added note 8.1. Maximum Ratings <ul style="list-style-type: none"> • Revised table 8-1 8.3.2. Power On Reset <ul style="list-style-type: none"> • Revised figure 8-3 • Revised description 8.5.5.1. Clock <ul style="list-style-type: none"> • Revised table 8-28 8.5.7. I2S Signal Timing <ul style="list-style-type: none"> • Revised table 8-34 and 8-35 8.5.10. SPI Signal Timing <ul style="list-style-type: none"> • Revised table 8-38

Contents

1. Outline	1
2. Feature.....	1
3. Block diagram.....	2
4. Function list	4
5. Package dimension	6
6. Pin assignment	7
7. Pin function.....	10
7.1. Pin Multiplex.....	10
7.2. Pin Function.....	16
7.2.1. External bus interface related pin	17
7.2.2. IDE66 related pin	17
7.2.3. SD Memory controller related pin.....	18
7.2.4. USB 2.0 Host/Function related pin	18
7.2.5. External interrupt controller related pin	18
7.2.6. UART related pin	19
7.2.7. CAN related pin	19
7.2.8. I2S related pin	19
7.2.9. I ² C related pin	20
7.2.10. SPI related pin	20
7.2.11. PWM related pin	20
7.2.12. A/D converter related pin	20
7.2.13. DDR2 related pin	21
7.2.14. DISPLAY related pin	22
7.2.15. Video capture related pin.....	23
7.2.16. System related pin	23
7.2.17. JTAG related pin	23
7.2.18. ICE related pin	24
7.2.19. Multiplex setting related pin	24
7.2.20. ETM related pin	24
7.2.21. Power supply related pin.....	24
7.2.22. MediaLB related pin.....	25
7.2.23. GPIO related pin	25
7.2.24. Unused pin	26
7.2.25. Unused pin with pin multiplex function in the duplex case	34
8. Electrical Characteristics.....	35
8.1. Maximum Ratings.....	35

8.2. Recommended Operating Conditions	37
8.3. Precautions at Power On	38
8.3.1. Recommended Power On/Off Sequence	38
8.3.2. Power On Reset.....	39
8.4. DC Characteristics	40
8.4.1. 3.3V Standard CMOS I/O	40
8.4.1.1. 3.3V Standard CMOS I/O V-I Characteristic (Driving Capability 1).....	41
8.4.1.2. 3.3V Standard CMOS I/O V-I Characteristic (Driving Capability 2).....	42
8.4.1.3. 3.3V Standard CMOS I/O V-I Characteristics (Driving Capability 3)	43
8.4.2. DDR2SDRAM IF I/O (SSTL_18)	44
8.4.3. ADC	46
8.4.4. I ² C Bus Fast Mode I/O	47
8.4.4.1. I ² C IO V-1 Characteristic Figure	48
8.4.5. USB2.0.....	49
8.5. AC CHARACTERISTIC	50
8.5.1. Memory Controller Signal Timing	50
8.5.2. DDR2SDRAM IF	54
8.5.2.1. DDR2SDRAM IF Timing Diagram	55
8.5.3. GPIO Signal Timing.....	58
8.5.4. PWM Signal Timing	59
8.5.4.1. Output Signal	59
8.5.5. GDC Display Signal Timing	60
8.5.5.1. Clock	60
8.5.5.2. Input Signal	60
8.5.5.3. Output Signal	61
8.5.6. GDC Video Capture Signal Timing.....	63
8.5.6.1. Clock	63
8.5.6.2. Input Signal	63
8.5.7. I2S Signal Timing	65
8.5.8. UART Signal Timing	67
8.5.9. I ² C Bus Timing.....	68
8.5.10. SPI Signal Timing	69
8.5.11. CAN Signal Timing.....	70
8.5.12. MediaLB Signal Timing.....	71
8.5.12.1. MediaLB AC Spec Type A	71
8.5.12.1.1. Clock	71
8.5.12.1.2. Input Signal	71
8.5.12.1.3. Output Signal.....	71
8.5.12.2. MediaLB AC Spec Type B	72
8.5.12.2.1. Clock	72
8.5.12.2.2. Input Signal	72
8.5.12.2.3. Output signal	72
8.5.13. USB2.0 Signal Timing	74
8.5.14. IDE66 Signal Timing	76
8.5.14.1. IDE PIO Timing	76
8.5.14.2. IDE Ultra DMA Timing	78
8.5.15. SD Signal Timing.....	80
8.5.15.1. Clock	80
8.5.15.2. Input/Output Signal	80
8.5.16. ETM9 Trace Port Signal Timing	81
8.5.17. EXIRC Signal Timing	82

1. Outline

MB86R01 is LSI product for the graphics applications with ARM Limited's CPU ARM926EJ-S and Fujitsu's GDC MB86296 as its core. This product contains peripheral I/O resources, such as in-vehicle LAN, HDD, and USB; therefore only a single chip of MB86R01 controls main graphics application system which usually requires 2 chips (CPU and GDC.)

2. Feature

- CMOS 90nm technology
- Package: PBGA484
- Power-supply voltage: (IO: $3.3 \pm 0.3V$, core: $1.2 \pm 0.1V$, DDR2: $1.8 \pm 0.1V$)
- Operation frequency: 333MHz (CPU), 83MHz (AHB), 41.5MHz (APB)
- CPU core
 - ARM926EJ-S
 - 16KB instruction cache/16KB data cache
 - 16KB ITCM/16KB DTCM
 - ETM9CS Single and JTAG ICE interface
 - Java acceleration (Jazelle technology)
- Bus architecture
 - Multi-layer AHB bus architecture
- Interrupt
- Built-in SRAM
- Clock/Reset control function
- Remap/Boot control function
- 16 bit external bus interface with decoding engine
- 32 bit DDR2 memory interface (target: 166MHz: 333Mbps)
- Graphics display controller
 - 2D/3D rendering engine of Fujitsu MB86296
 - RGB66 video output $\times 1ch$ (extensible to RGB888 with using option I/O)
 - ITU RBT-656 video capture $\times 1ch$ (extensible to RGB666 with using option I/O)
- USB 2.0 host (HS/FS protocols) $\times 1ch$
- IDE66 (ATA/ATAPI-5) $\times 1ch$
- SD memory interface (SDIO/CPRM: unsupported) $\times 1ch$
- 10 bit A/D converter (1MS/s) $\times 2ch$
- I²C (I/O voltage: 3.3V) $\times 2ch$
- UART $\times 3ch$ (extensible up to 6ch with using option I/O)
- 32/16 bit timer $\times 2ch$
- DMAC $\times 8ch$

Option I/O (with pin multiplex)

- RGB666 video output is extensible to 2ch
- Video capture is extensible to 2ch
- MediaLB (MOST50) $\times 1ch$ is addable
- CAN (I/O voltage: 3.3V) $\times 2ch$ is addable
- USB 2.0 function (HS/FS protocols) is switchable (USB 2.0 function and USB 2.0 host are accessed exclusively)
- GPIO is addable up to 24
- SPI $\times 1ch$ is addable
- PWM $\times 2ch$ is addable

- I2S is addable up to 3ch
- The number of UART channel is extensible up to 6ch
- The data width in the external bus interface is extensible to 32 bit

3. Block diagram

Figure 3-1 shows block diagram of MB86R01.




Figure 3-1 Block diagram of MB86R01

CPU core

This is CPU core block of ARM926EJ-S which is connected to each I/O through AHB bus in LSI. Instruction (I)/Data (D) function as a separate bus master for Harvard architecture.

GDC_TOP

This is MB86296 compatible GDC which has 2 functions: AHB slave function writes required display list for drawing to GDC with having CPU or DMA controller as master, and AXI master function reads display list arranged in DDR2 memory with having GDC as master.

AXI bus

This bus bridges main memory and internal resource. Following four bus masters are connected.

- AHB1: Each bus master of AHB bus such as CPU and DMA controller
- HBUS: HOST IF on GDC
- DRAW & GEO: Draw (2D/3D drawing) and GEO (geometry engine) on GDC
- MBUS: DISP (display controller) and CAP (Video capture) on GDC

AHB1 bus

Following resources are connected.

- CPU core: Bus masters of instruction (I)/data (D)
- GDC: GDC register part
- AHB2AXI: AXI port for main memory access
- CCPB: Encrypted ROM decoding block
- External BUS I/F: External bus interface (connected through CCPB)
- SRAM: General purpose internal SRAM 32KB × 2
- DMAC: General purpose DMA × 8ch
It operates as bus master at data transfer
- Boot ROM: Built-in boot ROM
- I2S_0/1/2: Serial audio controller × 3ch
- USB 2.0 Function DMAC: USB function DMAC
It operates as bus master at data transfer
- USB2.0 Host: It operates as USB2.0 EHCI, USB1.1 OHCI bus masters
- IDE66/IDE66DMAC: Register part of IDE host controller and built-in DMAC
The DMAC part operates as bus master at data transfer
- MLB: MediaLB controller
- AHB2
- APBBRG0/1/2: AHB-APB bridge circuit × 3ch

AHB2 bus

- CCPB: Encrypted ROM decoding block
- USB 2.0 Function: USB 2.0 function controller's register part
- USB 2.0 Host: USB 2.0 host controller's register part
- SDMC: SD memory controller
- DDR2 controller: DDR2 controller's register part

APB_TOP_0

This block bridges between APBBRG0 bus and AHB1 bus, and following low-speed peripheral resources are connected.

- Interrupt controller (IRC) × 2ch
- External interrupt controller (EXTIRC)
- Clock reset generator (CRG)
- UART (ch0 and ch1) × 2ch
- Remap boot controller (RBC)
- 32 bit general-purpose timer (32 bit timer) × 2ch

APB_TOP_1

This block bridges between APBBRG1 bus and AHB1 bus, and following low-speed peripheral resources are connected.

- I²C controller × 2ch
- CAN controller × 2ch
- UART (ch2 and ch3) × 2ch
- A/D converter (ADC) × 2ch

APB_TOP_2

This block bridges between APBBRG2 bus and AHB1 bus, and following low-speed peripheral resources are connected.

- PWM controller (PWM)
- SPI controller (SPI)
- CCNT
- UART (ch4 and ch5) × 2ch

4. Function list

Function list of MB86R01 is shown below.

Function	Outline
CPU core	<ul style="list-style-type: none"> • ARM926EJ-S™ processor core • Core operation frequency: 333MHz • 16KB instruction cache • 16KB data cache • Tightly-Coupled memory for 16KB instruction (ITCM) • Tightly-Coupled memory for 16KB data (DTCM) • ETM9CS Single and JTAG ICE debugging interface • Java acceleration (Jazelle technology)
Bus architecture	<ul style="list-style-type: none"> • Multilayer AHB bus architecture (software interrupt) • Speeding up data transfer between main memory and each bus master with 64 bit AXI bus
Interrupt	<ul style="list-style-type: none"> • High-speed interrupt × 1ch h (soft interrupt) • Normal interrupt × 64ch (external interrupt × 4ch + built-in internal interrupt × 60ch) • Up to 16 interrupt levels are settable by channel
Clock	<ul style="list-style-type: none"> • PLL multiplication: selectable from ×15 ~ 49 • Operation frequency: 333MHz (CPU), 83MHz (AHB), 41.5MHz (APB) • Low power consumption mode (clock to ARM and module is stoppable)
Reset	<ul style="list-style-type: none"> • Hardware reset, software reset, and watchdog reset
Remap	<ul style="list-style-type: none"> • ROM area is able to be mapping to built-in SRAM area
External bus interface	<ul style="list-style-type: none"> • Three chip select signals • Provided 32M byte address space in each chip select • Supported 16/32 bit width SRAM/Flash ROM connection • Programmable weight controller • Encrypted ROM compound engine
DDR2 controller	<ul style="list-style-type: none"> • Supported DDR2SDRAM (DDR2-400) • Connectable capacity: 256 ~ 512M bit × 2 or 256 ~ 512M bit × 1 • I/O width: Selectable from ×16/×32 bit • Max. transfer rate: 166MHz/333Mbps
Built-in SRAM	<ul style="list-style-type: none"> • Mounted general purpose SRAM of 32KB × 2 (32 bit bus)
DMAC	<ul style="list-style-type: none"> • AHB connection × 8ch • Transfer mode: Block, burst, and demand
Timer	<ul style="list-style-type: none"> • 32/16 bit programmable × 2 channels
GPIO (*2)	<ul style="list-style-type: none"> • Max. 24 is usable • Interrupt function
PWM (*2)	<ul style="list-style-type: none"> • Built-in 2 channels • Duty ratio and phase are configurable
A/D converter	<ul style="list-style-type: none"> • 10 bit successive approximation type A/D converter × 2ch • Sampling rate: 648KS/s (max. sampling plate) • Nonlinearity error: ± 2.0LSB (max.)

Function	Outline
GDC (*1)	<ul style="list-style-type: none"> Display controller RGB666 or RGB888 output Max. resolution is 1024×768 Max. 6 layered display Max. 2 screen output Digital video capture function BT.601, BT.656, and RGB666 Max. 2 inputs Geometry engine (MB86296 compatible display list is usable) 2D/3D drawing function (MB86296 compatible display list is usable)
I2S (*2)	<ul style="list-style-type: none"> Audio output \times 3ch (L/R)/Audio input \times 3ch (L/R) Supported three-wire serial (I2S, MSB-Justified) and serial PCM data transfer interface Master/Slave operations are selectable Resolution capability: Max. 32 bit/sample
UART (*2)	<ul style="list-style-type: none"> Max. 6 channels (dedicated channel: 3ch, option: 3ch) 1 channel: capable of input/output CTS/RTS signals 8 bit pre-scaler for baud rate clock generation Enabled DMA transfer
I ² C	<ul style="list-style-type: none"> 3.3V pin \times 2ch Supported standard mode (max. 100kbps)/high-speed mode (max. 400kbps)
SPI (*2)	<ul style="list-style-type: none"> Full duplex/Synchronous transmission Transfer data length: 1 bit unit (max. 32 bit) (programmable setting)
CAN (*2)	<ul style="list-style-type: none"> Mounted BOSCH C_CAN module \times 2ch Conformed to CAN protocol version 2.0 part A and B I/O voltage: 3.3V
MediaLB (*2)	<ul style="list-style-type: none"> 16 channels MediaLB clock speed: 256Fs/512Fs/1024Fs Built-in 9K bit channel buffer
USB (*2)	<ul style="list-style-type: none"> USB 2.0 compliant Host/Function controller \times 1ch (pin multiplex) HS/FS protocol support (supported VBus and isochronous transfer)
IDE (*2)	<ul style="list-style-type: none"> Supported ATA/ATAPI-5 Equipped 1 channel Supported primary IDE channel Equipped transmission FIFO buffer (512 byte \times 2) and reception FIFO buffer (512 byte \times 2) for the ultra DMA transfer Unsupported single word DMA and multiword DMA
SDMC	<ul style="list-style-type: none"> Conformed to SD memory card physical layer specification 1.0 Equipped 1 channel Supported SD memory card and multimedia card Unsupported SPI mode, SDIO mode, and CPRM
CCNT	<ul style="list-style-type: none"> Mode selection of multiplex pin group 2 and 4 Software reset control AXI interconnection control (priority and WAIT setting)
JTAG	<ul style="list-style-type: none"> Conformed to IEEE1149.1 (IEEE Standard Test Access Port and Boundary-Scan Architecture) Supported JTAG ICE connection


*1: Number of layer of simultaneous display and number of output display as well as capture input for displaying in high resolution may be restricted due to data supply capacity of graphics memory (DDR2 controller).


*2: A part of external pin functions of this LSI is multiplexed. Max. number of usable channel is limited by pin multiplex function setting.

5. Package dimension

Package dimension of MB86R01 is shown below.

BGA-484P-M07

 (BGA-484P-M07)	Ball pitch 1.00 mm Package width × package length 27.00 mm × 27.00 mm Lead shape Ball Sealing method Plastic mold Mounting height 2.36 mm Max



6. Pin assignment


Pin assignment of MB86R01 is shown below.

(Top view)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		
A	1	100	99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76		
B	2	101	192	191	190	189	188	187	186	185	184	183	182	181	180	179	178	177	176	175	174	173	172	171	170	75		
C	3	102	193	276	275	274	273	272	271	270	269	268	267	266	265	264	263	262	261	260	259	258	257	256	169	74		
D	4	103	194	277	352	351	350	349	348	347	346	345	344	343	342	341	340	339	338	337	336	335	334	255	168	73		
E	5	104	195	278	353	420	419	418	417	416	415	414	413	412	411	410	409	408	407	406	405	404	333	254	167	72		
F	6	105	196	279	354																			403	332	253	166	71
G	7	106	197	280	355																			402	331	252	165	70
H	8	107	198	281	356																			401	330	251	164	69
J	9	108	199	282	357																			400	329	250	163	68
K	10	109	200	283	358																			399	328	249	162	67
L	11	110	201	284	359																			398	327	248	161	66
M	12	111	202	285	360																			397	326	247	160	65
N	13	112	203	286	361																			396	325	246	159	64
P	14	113	204	287	362																			395	324	245	158	63
R	15	114	205	288	363																			394	323	244	157	62
T	16	115	206	289	364																			393	322	243	156	61
U	17	116	207	290	365																			392	321	242	155	60
V	18	117	208	291	366																			391	320	241	154	59
W	19	118	209	292	367																			390	319	240	153	58
Y	20	119	210	293	368																			389	318	239	152	57
AA	21	120	211	294	369																			388	317	238	151	56
AB	22	121	212	295	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	316	237	150	55		
AC	23	122	213	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	236	149	54		
AD	24	123	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	148	53		
AE	25	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	52		
AF	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51		

(Top view)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26



7. Pin function

External pin function of MB86R01 is described below.

7.1. Pin Multiplex

This LSI adopts pin multiplex function, and a part of external pin function is multiplexed.

The external pin function is categorized into following five groups. Each group is able to set the external pin function individually; therefore, the function can be flexibly set depending on the peripheral I/O resource to be used.

1. Pin multiplex group #1 (setting pin: MPX_MODE_1[1:0])
 - Mode 0: Pin related to DISPLAY1
 - Mode 1: Pin related to external bus interface
 - Mode 2: Pin related to I2S0, GPIO, and DISPLAY0 data width extension
2. Pin multiplex group #2 (setting register: CMUX_MD.MPX_MODE_2[2:0])
 - Mode 0: Pin related to CAP1, CAP0 synchronizing signal, PWM, and I2S2
 - Mode 1: Pin related to CAP1 (NRGB666)
 - Mode 2: Pin related to GPIO, CAN, I2S1, MediaLB, and I2S2
 - Mode 3: Pin related to GPIO, CAN, I2S1, MediaLB, and SPI
 - Mode 4: Pin related to GPIO, CAN, I2S1, MediaLB, and I2S2 (input)
3. Pin multiplex group #3 (setting pin: USB_MODE)
 - Mode 0: Pin related to USB 2.0 host
 - Mode 1: Pin related to USB 2.0 function
4. Pin multiplex group #4 (setting register: CMUX_MD.MPX_MODE_4[1:0])
 - Mode 0: Pin related to IDE
 - Mode 1: Pin related to I2S1, CAN, GPIO, and PWM
5. Pin multiplex group #5 (setting pin: MPX_MODE_5[1:0])
 - Mode 0: Pin related to ETM
 - Mode 1: Pin related to UART3, UART4, and UART5
 - Mode 2: Pin related to UART3, UART4, and PWM

Note:

Mode should be changed when each pin is not in operation.

PWM, I2S1, and CAN pins may be duplicated and allocated to external pin depending on group combination; in this case, use either of them. For unused pin, follow the procedure in 1.6.27, unused pin with pin multiplex function in the duplex case.

Pin multiplex group #1 (setting pin: MPX_MODE_1 [1:0])

Pin No.	JEDEC	Mode 0		Mode 2			
		Pin related to DISPLAY1	Pin related to external bus interface	Pin related to I2S0	Pin related to GPIO	Pin related to DISPLAY0	Pin related to external bus interface
198	H3	DOUTR1[7]	MEM_ED[31]	I2S_ECLK0	-	-	-
281	H4	DOUTR1[6]	MEM_ED[30]	I2S_SCK0	-	-	-
106	G2	DOUTR1[5]	MEM_ED[29]	I2S_WSO	-	-	-
197	G3	DOUTR1[4]	MEM_ED[28]	I2S_SDIO	-	-	-
280	G4	DOUTR1[3]	MEM_ED[27]	I2S_SDO0	-	-	-
6	F1	DOUTR1[2]	MEM_ED[26]	-	GPIO_PD[12]	-	-
105	F2	DOUTG1[7]	MEM_ED[25]	-	GPIO_PD[11]	-	-
196	F3	DOUTG1[6]	MEM_ED[24]	-	GPIO_PD[10]	-	-
279	F4	DOUTG1[5]	MEM_ED[23]	-	GPIO_PD[9]	-	-
5	E1	DOUTG1[4]	MEM_ED[22]	-	GPIO_PD[8]	-	-
104	E2	DOUTG1[3]	MEM_ED[21]	-	GPIO_PD[7]	-	-
195	E3	DOUTG1[2]	MEM_ED[20]	-	GPIO_PD[6]	-	-
278	E4	DOUTB1[7]	MEM_ED[19]	-	-	DOUTR0[1]	-
4	D1	DOUTB1[6]	MEM_ED[18]	-	-	DOUTR0[0]	-
103	D2	DOUTB1[5]	MEM_ED[17]	-	-	DOUTG0[1]	-
194	D3	DOUTB1[4]	MEM_ED[16]	-	-	DOUTG0[0]	-
277	D4	DOUTB1[3]	MEM_XWR[3]	-	-	DOUTB0[1]	-
3	C1	DOUTB1[2]	MEM_XWR[2]	-	-	DOUTB0[0]	-
283	K4	DE1	XDACK[7]	-	-	-	XDACK[7]
282	J4	VSYNC1	DREQ[6]	-	-	-	DREQ[6]
199	J3	VSYNC1	XDACK[6]	-	-	-	XDACK[6]
108	J2	GV1	DREQ[7]	-	-	-	DREQ[7]

Pin multiplex group #1 mode setting

This mode is set with external pin, MPX_MODE_1[1:0].

MPX_MODE_1[1] pin	MPX_MODE_1[0] pin	Pin multiplex group #1 mode
"L"	"L"	Mode 0
"L"	"H"	Mode 1
"H"	"L"	Mode 2
"H"	"H"	Mode 0

Pin multiplex group #2 (setting register: PIN MPX Select.MPX_MODE_2 [2:0])

Pin No.	JEDEC	Mode0			Mode1			Mode2			Mode3			Mode4					
		Pin related to CAP0/1	Pin related to PWM	Pin related to I2S2	Pin related to CAPI (NRGB666)	Pin related to GPIO	Pin related to CAN	Pin related to I2S1/2	Pin related to MediaLB	Pin related to GPIO	Pin related to CAN	Pin related to I2S1	Pin related to MediaLB	Pin related to SPI	Pin related to GPIO	Pin related to CAN	Pin related to I2S1/2	Pin related to MediaLB	
208	V3	VIN[7]	-	-	R11[7]	GPIO_PD[5]	-	-	-	GPIO PD[5]	-	-	-	-	GPIO PD[5]	-	-	-	
19	W1	VIN[6]	-	-	R11[6]	GPIO PD[4]	-	-	-	GPIO PD[4]	-	-	-	-	GPIO PD[4]	-	-	-	
118	W2	VIN[5]	-	-	R11[5]	-	CAN TX0	-	-	CAN TX0	-	-	-	-	CAN TX0	-	-	-	
209	W3	VIN[4]	-	-	R11[4]	-	CAN RX0	-	-	CAN RX0	-	-	-	-	CAN RX0	-	-	-	
292	W4	VIN[3]	-	-	R11[3]	-	CAN TX1	-	-	CAN TX1	-	-	-	-	CAN TX1	-	-	-	
119	Y2	VIN[2]	-	-	R11[2]	-	CAN RX1	-	-	CAN RX1	-	-	-	-	CAN RX1	-	-	-	
210	Y3	VIN[1]	-	-	G11[7]	-	I2S_SCK1	-	-	I2S_SCK1	-	-	-	-	I2S_SCK1	-	-	-	
293	Y4	VIN[0]	-	-	G11[6]	-	I2S_WS1	-	-	I2S_WS1	-	-	-	-	I2S_WS1	-	-	-	
211	AA3	VINNSYNC1	-	-	VINNSYNC1	-	I2S_ECLK1	-	-	I2S_ECLK1	-	-	-	-	I2S_ECLK1	-	-	-	
294	AA4	VINHNSYNC1	-	-	VINHNSYNC1	-	I2S_SD11	-	-	I2S_SD11	-	-	-	-	I2S_SD11	-	-	-	
22	AB1	VINFID1	-	-	VINFID1	-	I2S_SD01	-	-	I2S_SD01	-	-	-	-	I2S_SD01	-	-	-	
202	M3	VINNSYNC0	-	-	G11[5]	-	-	-	MLB DATA	-	-	MLB DATA	-	-	-	-	MLB DATA	-	-
203	N3	VINHNSYNC0	-	-	G11[4]	-	-	-	MLB SIG	-	-	MLB SIG	-	-	-	-	MLB SIG	-	-
112	N2	VINFIDO	-	-	G11[3]	-	-	-	MLB CLK	-	-	MLB CLK	-	-	-	-	MLB CLK	-	-
123	AD2	-	PWM 00	-	G11[2]	GPIO_PD[3]	-	-	-	GPIO PD[3]	-	-	-	-	GPIO PD[3]	-	-	-	
122	AC2	-	PWM 01	-	B11[7]	GPIO_PD[2]	-	-	-	GPIO PD[2]	-	-	-	-	GPIO PD[2]	-	-	-	
121	AB2	-	-	I2S_SD02	B11[6]	-	-	I2S_SD02	-	-	-	-	-	SPI DO	GPIO PD[1]	-	-	-	
24	AD1	-	-	I2S_ECLK2	B11[5]	-	-	I2S_ECLK2	-	-	-	-	-	Reserved (Input/Output) GPIO_PD[0]	-	-	-		
23	AC1	-	-	I2S_SCK2	B11[4]	-	-	I2S_SCK2	-	-	-	-	-	SPI_SCK	-	-	I2S_SCK2	-	
295	AB4	-	-	I2S_WS2	B11[3]	-	-	I2S_WS2	-	-	-	-	-	SPI_SS	-	-	I2S_WS2	-	
212	AB3	-	-	I2S_SD12	B11[2]	-	-	I2S_SD12	-	-	-	-	-	SPI_DI	-	-	I2S_SD12	-	

Pin multiplex group #2 mode setting

This mode is set with MPX_MODE_2 bit (bit 2-0) in the multiplex mode setting register (CMUX_MD.)

MPX_MODE_2 (bit 2-0) of the CMUX_MD register	Pin multiplex group #2 mode
000	Mode 0
001	Mode 1
010	Mode 2
011	Mode 3
100	Mode 4
101 – 0110	Reserved
111	(Initial value)

Pin multiplex group #3 (setting pin: USB_MODE)

Pin No.	JEDEC	Mode 0		Mode 1	
		Pin related to USB 2.0 host	Pin related to USB 2.0 function	Pin related to USB 2.0 host	Pin related to USB 2.0 function
114	R2	USB_FSDP		USB_FSDP	
115	T2	USB_FSDM		USB_FSDM	
15	R1	USB_HSDP		USB_HSDP	
16	T1	USB_HSDM		USB_HSDM	
18	V1	USB_CRYCK48		USB_CRYCK48	
230	AD19	USB_PRTPWR		USB_PRTPWR	

Pin multiplex group #3 mode setting

This mode is set with external pin, USB_MODE.

USB_MODE pin	Pin multiplex group #3 mode
"L"	Mode 0
"H"	Mode 1

Pin multiplex group #4 (setting register: PIN_MPX_Select.MPX_MODE_4 [1:0])

Pin No.	JEDEC	Mode 0	Mode 1					Unused pin (input/output)
		Pin related to IDE	Pin related to I2S1	Pin related to CAN	Pin related to GPIO	Pin related to PWM		
29	AF4	IDE_XDRESET	-	-	-	-	Reserved (output)	
28	AF3	IDE_XIOCS16	I2S_SDI1	-	-	-	-	
125	AE3	IDE_XDASP	I2S_WS1	-	-	-	-	
215	AD4	IDE_DDMARQ	I2S_ECLK1	-	-	-	-	
296	AC4	IDE_DINTRQ	I2S_SDO1	-	-	-	-	
214	AD3	IDE_XCBLID	I2S_SCK1	-	-	-	-	
297	AC5	IDE_DD[15]	-	CAN_TX0	-	-	-	
216	AD5	IDE_DD[14]	-	CAN_RX0	-	-	-	
127	AE5	IDE_DD[13]	-	CAN_TX1	-	-	-	
30	AF5	IDE_DD[12]	-	CAN_RX1	-	-	-	
298	AC6	IDE_DD[11]	-	-	GPIO_PD[23]	-	-	
217	AD6	IDE_DD[10]	-	-	GPIO_PD[22]	-	-	
128	AE6	IDE_DD[9]	-	-	GPIO_PD[21]	-	-	
31	AF6	IDE_DD[8]	-	-	GPIO_PD[20]	-	-	
299	AC7	IDE_DD[7]	-	-	GPIO_PD[19]	-	-	
218	AD7	IDE_DD[6]	-	-	GPIO_PD[18]	-	-	
129	AE7	IDE_DD[5]	-	-	GPIO_PD[17]	-	-	
32	AF7	IDE_DD[4]	-	-	GPIO_PD[16]	-	-	
300	AC8	IDE_DD[3]	-	-	GPIO_PD[15]	-	-	
219	AD8	IDE_DD[2]	-	-	GPIO_PD[14]	-	-	
130	AE8	IDE_DD[1]	-	-	GPIO_PD[13]	-	-	
33	AF8	IDE_DD[0]	-	-	-	-	Reserved (input/output)	
213	AC3	IDE_DIORDY	-	-	-	-	Reserved (input)	
301	AC9	IDE_DA[2]	-	-	-	-	Reserved (output)	
220	AD9	IDE_DA[1]	-	-	-	PWM_O1	-	
131	AE9	IDE_DA[0]	-	-	-	PWM_O0	-	
35	AF10	IDE_XDCS[1]	-	-	-	-	Reserved (output)	
132	AE10	IDE_XDCS[0]	-	-	-	-	Reserved (output)	
221	AD10	IDE_XDIOR	-	-	-	-	Reserved (output)	
302	AC10	IDE_XDIOW	-	-	-	-	Reserved (output)	
34	AF9	IDE_CSEL	-	-	-	-	Reserved (output)	
126	AE4	IDE_XDDMACK	-	-	-	-	Reserved (output)	

Pin multiplex group #4 mode setting

This mode is set with MPX_MODE_4 bit (bit 5-4) in the multiplex mode setting register (CMUX_MD.)

MPX_MODE_4 (Bit 5-4) of the CMUX_MD register	Pin multiplex group #4 mode
00	Mode 0
01	Mode 1
10	Reserved
11	(Initial value)

Pin multiplex group #5 (setting pin: MPX_MODE_5 [1:0])

Pin No.	JEDEC	Mode 0	Mode 1	Mode 2	
		Pin related to ETM	Pin related to UART3/4/5	Pin related to UART3/4	Pin related to PWM
270	C10	TRACECLK	UART_SIN3	UART_SIN3	-
185	B10	TRACECTL	UART_SOUT3	UART_SOUT3	-
92	A10	TRACEDATA[3]	UART_SIN4	UART_SIN4	-
346	D11	TRACEDATA[2]	UART_SOUT4	UART_SOUT4	-
269	C11	TRACEDATA[1]	UART_SIN5	-	PWM_O1
184	B11	TRACEDATA[0]	UART_SOUT5	-	PWM_O0

Pin multiplex group #5 mode setting

This mode is set with external pin, MPX_MODE_5[1:0].

MPX_MODE_5[1] pin	MPX_MODE_5[0] pin	Pin multiplex group #5 mode
"L"	"L"	Mode 0
"L"	"H"	Mode 1
"H"	"L"	Mode 2
"H"	"H"	Mode 0

7.2. Pin Function

Format

Pin function list is shown in the following format.

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Description
----------	-----	----------	-----------------	------	---------------------------	-------------

Meaning of item and sign

Pin name

Name of external pin.

I/O

Input/Output signal's distinction based on this LSI.

- I: Pin that can be used as input
- O: Pin that can be used as output
- IO: Pin that can be used as input and output (interactive pin)

Polarity

Active polarity of external pin's input/output signals

- P: "H" active pin (positive logic)
- N: "L" active pin (negative logic)
- PN: "H" and "L" active pins

Analog/Digital

Signal type of external pin

- A: Analog signal
- D: Digital signal

Type

Input/Output circuit type of external pin.

- CLK:
- POD: Pseudo Open Drain
- PU: Pull Up
- PD: Pull Down
- ST: Schmitt Type
- Tri: Tri-state

Pin status after reset

Pin status after external pin reset

- H: "H" level
- L: "L" level
- HiZ: High impedance
- X: "H" level or "L" level
- A: Clock output

Description

Outline of external pin function

7.2.1. External bus interface related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Description
MEM_XCS[4]	O	N	D	-	H	Chip select 4
MEM_XCS[2]	O	N	D	-	H	Chip select 2
MEM_XCS[0]	O	N	D	-	H	Chip select 0
MEM_XRD	O	N	D	-	H	Read strobe
MEM_XWR[3:2]	O	N	D	-	H	Write strobe MEM_XWR[3] -> MEM_ED[31:24], MEM_XWR[2] -> MEM_ED[23:16] (optional pin)
MEM_XWR[1:0]	O	N	D	-	H	Write strobe MEM_XWR[1] -> MEM_ED[15:8], MEM_XWR[0] -> MEM_ED[7:0]
MEM_RDY	I	P	D	-	-	Ready input for slow device
MEM_EA[24:1]	O	-	D	-	L	Address bus
MEM_ED[31:16]	IO	-	D	-	HiZ	Bi-directional data bus (optional pin)
MEM_ED[15:0]	IO	-	D	-	HiZ	Bi-directional data Bus
DREQ[7:6]	I	-	D	-	-	External DMA request
XDACK[7:6]	O	P	D	-	L	External DMA acknowledge

7.2.2. IDE66 related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Description
IDE_XDRESET	O	N	D	-	H	IDE reset
IDE_DD[15:0]	IO	-	D	PD	L	IDE device data
IDE_XDCS[1:0]	O	N	D	-	H	IDE chip select
IDE_DA[2:0]	O	P	D	-	L	IDE device address
IDE_XDIOR	O	N	D	-	H	IDE device I/O read
IDE_XDIOW	O	N	D	-	H	IDE device I/O write
IDE_DIORDY	I	P	D	-	-	IDE I/O channel ready
IDE_DDMARQ	I	P	D	-	-	IDE device DMA request
IDE_XDDMACK	O	N	D	-	H	IDE device DMA acknowledge
IDE_CSEL	O	P	D	-	L	IDE cable select
IDE_XIOCS16	I	N	D	-	-	IDE 16 bit I/O
IDE_XDASP	I	N	D	PD	-	IDE device active
IDE_DINTRQ	I	P	D	PD	-	IDE Interrupt
IDE_XCBLID	I	N	D	PD	-	IDE cable ID

7.2.3. SD Memory controller related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Description
SD_CLK	O	N	D	-	L	Media clock
SD_CMD	IO	-	D	-	HiZ	Media command
SD_DAT[3:0]	IO	-	D	-	HiZ	Media data
SD_WP	I	P	D	-	-	Media write protection
SD_XMCD	I	N	D	-	-	Media card detection

7.2.4. USB 2.0 Host/Function related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Description
USB_FSDP	IO	-	A	-	-	D+ for FS
USB_FSDM	IO	-	A	-	-	D- for FS
USB_HSDP	IO	-	A	-	-	D+ for HS
USB_HSDM	IO	-	A	-	-	D- for HS
USB_CRYCK48	I	-	D	CLK	-	Clock used for USB communication
USB_PRTPWR	O	-	D	-	L	USB port power control
USB_EXT12K	O	-	A	-	-	External resistance pin This should be connected to USB_AVDB through 12kΩ resistance.
USB_AVSP	I	-	A	-	-	PLL ground
USB_AVSB	I	-	A	-	-	Reference voltage ground
USB_AVDP	I	-	A	-	-	PLL power supply
USB_AVDB	I	-	A	-	-	Reference voltage power supply
USB_AVSF1	I	-	A	-	-	Driver/Receiver ground 1
USB_AVDF1	I	-	A	-	-	Driver/Receiver power supply 1
USB_AVSF2	I	-	A	-	-	Driver/Receiver ground 2
USB_AVDF2	I	-	A	-	-	Driver/Receiver power supply 2

7.2.5. External interrupt controller related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Description
INT_A[3:0]	I	PN	D	-	-	Asynchronous external interrupt requests

7.2.6. UART related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Explanation
UART_SIN0	I	P	D	-	-	Input data signal
UART_SOUT0	O	P	D	-	H	Output data signal
UART_XCTS0	I	N	D	-	-	Clear to send
UART_XRTS0	O	N	D	-	H	Request to send
UART_SIN1	I	P	D	-	-	Input data signal
UART_SOUT1	O	P	D	-	H	Output data signal
UART_SIN2	I	P	D	-	-	Input data signal
UART_SOUT2	O	P	D	-	H	Output data signal
UART_SIN3	I	P	D	-	-	Input data signal (optional)
UART_SOUT3	O	P	D	-	H	Output data signal (optional)
UART_SIN4	I	P	D	-	-	Input data signal (optional)
UART_SOUT4	O	P	D	-	H	Output data signal (optional)
UART_SIN5	I	P	D	-	-	Input data signal (optional)
UART_SOUT5	O	P	D	-	H	Output data signal (optional)

7.2.7. CAN related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Explanation
CAN_TX0	O	-	D	PD	H	Transmission (optional)
CAN_RX0	I	-	D	PD	-	Reception (optional)
CAN_TX1	O	-	D	PD	H	Transmission (optional)
CAN_RX1	I	-	D	PD	-	Reception (optional)

7.2.8. I2S related pin

Pin name	I/O	Polarity	Analog /Digital	Type	Status of pin after reset	Explanation
I2S_ECLK0	I	-	D	-	-	External clock (optional)
I2S_SCK0	IO	-	D	-	HiZ	Clock (optional)
I2S_WS0	IO	PN	D	-	HiZ	Sync (optional)
I2S_SDI0	I	P	D	-	-	Input data signal (optional)
I2S_SDO0	O	P	D	-	HiZ	Output data signal (optional)
I2S_ECLK1	I	-	D	-	-	External clock (optional)
I2S_SCK1	IO	-	D	PD	L	Clock (optional)
I2S_WS1	IO	PN	D	PD	L	Sync(optional)
I2S_SDI1	I	P	D	-	-	Input data signal (optional)
I2S_SDO1	O	P	D	PD	L	Output data signal (optional)
I2S_ECLK2	I	-	D	PD	-	External clock (optional)
I2S_SCK2	IO	-	D	PD	L	Clock (optional)
I2S_WS2	IO	PN	D	PD	L	Sync (optional)
I2S_SDI2	I	P	D	-	-	Input data signal (optional)
I2S_SDO2	O	P	D	PD	L	Output data signal (optional)