

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











F²MC-16LX16-bit Microcontrollers

The MB90350E series, loaded 1 channel FULL-CAN* interface and Flash ROM, is general-purpose Cypress 16-bit microcontroller designing for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to CAN standard Version2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The power supply (3 V) is supplied to the MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The PLL clock multiplication circuit provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock supervisor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit free-run timers, 2-channel LIN-UART and 15-channel 8/10-bit A/D converter built-in.

: Controller Area Network (CAN) - License of Robert Bosch GmbH

Features

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed (devices without S-suffix only).
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- Built-in clock modulation circuit

16 Mbytes CPU memory space

24-bit internal addressing

Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions

Clock supervisor (MB90x356x and MB90x357x only)

Main clock or sub clock is monitored independently.

Enhanced high-precision computing with 32-bit accumulator

Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

Increased processing speed

4-byte instruction queue

Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI²OS): up to 16 channels
- DMA: up to 16 channels

Low power consumption (standby) mode

- Sleep mode (a mode that stops CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

Process

CMOS technology

I/O port

■ General-purpose input/output port (CMOS output)
49 ports (devices without S-suffix : devices that correspond to sub clock)

51 ports (devices with S-suffix : devices that do not correspond to sub clock)

Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

Timer

■ Timebase timer, watch timer, watchdog timer: 1 channel

Cypress Semiconductor Corporation Document Number: 002-04493 Rev. *A

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised April 7, 2016



- 8/16-bit PPG timer: 8-bit ∞ 10 channels or 16-bit × 6 channels
- 16-bit reload timer : 2 channels (only Evaluation products has 4 channels)
- 16- bit input/output timer
 - 16-bit free-run timer : 2 channels (FRT0 : ICU0/1, FRT1 : ICU4/5/6/7, OCU4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels - 16-bit output compare: (OCU): 4 channels

FULL-CAN interface: 1 channel

- Compliant with CAN standard Version2.0 Part A and Part B
- 16 message buffers are built-in
- CAN wake-up function

LIN-UART: 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

I²C interface: 1 channel

Up to 400 kbps transfer rate

DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

Module for activation of extended intelligent I/O service (El²OS), DMA, and generation of external interrupt by external input.

Delay interrupt generator module

Generates interrupt request for task switching.

8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time : 3 µs (at 24 MHz machine clock, including sampling time)

Address matching detection (Program patch) function

■ Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- \blacksquare Detects low voltage (4.0 V \pm 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

Dual operation Flash memory (only devices 128 Kbytes Flash memory)

■ Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

Supported $T_{\Delta} = + 125^{\circ}C$

The maximum operating frequency is 24 MHz*: (at $T_A = +125$ °C).

Flash security function

■ Protects the content of Flash memory (MB90F352x, MB90F357x only)

External bus interface

- 4 Mbytes external memory space MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S): External bus Interface can not be used in internal vector mode. It can be used only in external vector mode.
- *: If used exceeding $T_A = +105$ °C, be sure to contact Cypress for reliability limitations.

MB90350E Series



Contents

Product Lineup1 (Without Clock supervisor fund	tion) 4
Product Lineup 2 (With Clock supervisor functio	n)7
Packages and Product Correspondence	12
Pin Assignments	13
Pin Description	14
I/O Circuit Type	
Handling Devices	22
Block Diagrams	27
Memory Map	33
I/O Map	34
CAN Controllers	42
Interrupt Factors, Interrupt Vectors, Interrupt	
Control Register	50
Electrical Characteristics	51
Absolute Maximum Ratings	51
Recommended Operating Conditions	53
DC Characteristics	54
AC Characteristics	59
Clock Timing	59

Reset Standby Input	62
Power On Reset	63
Clock Output Timing	63
Bus Timing (Read)	
Bus Timing (Write)	66
Ready Input Timing	67
Hold Timing	68
LIN-UART2/3	69
Trigger Input Timing	73
Timer Related Resource Input Timing	74
Timer Related Resource Output Timing	74
I2C Timing	75
A/D Converter	76
Definition of A/D Converter Terms	80
Flash Memory Program/Erase Characteristics	82
Ordering Information	83
Package Dimensions	85
Major Changes	87



1. Product Lineup1 (Without Clock supervisor function)

■ Flash memory products

Part Number	MP00E254E	MD00E2E4TE	MB00E251E6	MD00E2E4TEC				
	MB90F351E MB90F352E	MB90F351TE MB90F352TE	MB90F351ES MB90F352ES	MB90F351TES MB90F352TES				
Parameter								
Туре		Flash memo	ory products					
CPU		F ² MC-16LX CPU						
System clock	•	cuit (\times 1, \times 2, \times 3, \times 4, \times 6, 1/2 ion time : 42 ns (oscillation of	• •					
ROM			1TE(S) and read can be operated at	the same time) :				
RAM		4 Kb	oytes					
Emulator-specific power supply*		-	_					
Sub clock pin (X0A, X1A) (Max 100 kHz)	Ye	es	N	0				
Clock supervisor		N	lo					
Low voltage/CPU operation detection reset	No	Yes	No	Yes				
Operating voltage		perating (not using A/D conv converter/Flash programmi ernal bus						
Operating temperature		–40°C to) +125°C					
Package		LQF	P-64					
		2 cha	nnels					
LIN-UART	Wide range of baud rate settings using a dedicated baud rate generator (reload timer) Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device							
I ² C (400 kbps)		1 cha	annel					
		15 cha	annels					
A/D converter	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)							
16-bit reload timer (2 channels)	Operation clock frequency: Supports External Event Co		ys = Machine clock frequenc	y)				
	Free-run Timer 1 (clock inp	Free-run Timer 0 (clock input FRCK0) corresponds to ICU0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7.						
16-bit Free-run timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)							
4.C. hit autout		4 cha	nnels					
16-bit output compare	Signals an interrupt when 1	6-bit free-run Timer matches	s with output compare registe	ers.				



Part Number Parameter	MB90F351E MB90F352E	MB90F351TE MB90F352TE	MB90F351ES MB90F352ES	MB90F351TES MB90F352TES				
16-bit Input capture	6 channels Retains 16-bit free-run timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt.							
8/16-bit programmable pulse gen- erator	6 channels (16-bit)/10 char 8-bit reload counters × 12 8-bit reload registers for L p 8-bit reload registers for H Supports 8-bit and 16-bit of A pair of 8-bit reload counte 8-bit prescaler + 8-bit reload	S channels (16-bit)/10 channels (8-bit) B-bit reload counters × 12 B-bit reload registers for L pulse width × 12 B-bit reload registers for H pulse width×12 Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as B-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2³, fsys/2⁴ or 128 μs@fosc = 4 MHz						
		1 cha ard Version2.0 Part A and Pa	annel					
Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.								
	8 channels							
External interrupt	Can be used rising edge, fa extended intelligent I/O ser	alling edge, starting up by "H vices (El ² OS) and DMA.	"/"L" level input, external inte	errupt,				
D/A converter		_	_					
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352E(S) and MB90F352TE(S) only)							
Corresponding evaluation name	MB90V3	40E-102	MB90V3	40E-101				

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



■ MASK ROM products/Evaluation products

Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1	
Туре		MASK RO	M products		Evaluation	n products	
CPU			F ² MC-1	6LX CPU	•		
System clock	·	•	2, ×3, ×4, ×6, 1/2 v 42 ns (oscillation of	when PLL stops) clock 4 MHz, PLL ×	6)		
ROM	,	B90351E(S), MB90 B90352E(S), MB90	` '		Exte	ernal	
RAM		4 Kt	oytes		30 K	bytes	
Emulator-specific power supply*		-	_		Y	es	
Sub clock pin (X0A, X1A) (Max 100 kHz)	Ye	es	N	lo	No	Yes	
Clock supervisor			N	lo	•	1	
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo	
Operating voltage range	4.0 V to 5.5 V : at	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 4.5 V to 5.5 V : at using external bus				- 10%	
Operating temperature range		−40°C to) +125°C		_		
Package		LQF	P-64		PGA-299		
		2 cha	innels		5 cha	nnels	
LIN-UART	Special synchrono	ous options for ada		d rate generator (re nchronous serial p device			
I ² C (400 kbps)		1 cha	annel		2 cha	nnels	
		15 ch	annels		24 ch	annels	
A/D converter		10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)					
		2 cha	innels		4 cha	nnels	
16-bit reload timer	Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.						
16-bit free-run timer (2 channels)	Free-run Timer 0 (clock input FRCK0) corresponds to ICU0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7. Free-run Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7. Free-run Timer 0 corresponds to ICU OCU4/1/2/3. Free-run Timer 1 corresponds to ICU OCU4/5/6/7.						
	Supports Timer Ci Operation clock from	Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)					



Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1 02
		4 cha	ınnels		8 channels	
16-bit output compare			run Timer matches		egisters.	
40 hit is not a set of		6 cha	innels		8 cha	annels
16-bit input capture	Retains 16-bit free	e-run timer value by	/ (rising edge, fallin	ig edge, or the both	n edges), signals ar	n interrupt.
8/16-bit programmable pulse gen- erator	8 channels 6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width×12 8-bit reload registers for H pulse width×12 8-bit reload registers					
erator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
		1 cha	3 cha	annels		
CAN interface	Compliant with CAN standard Version 2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
		8 cha	innels		16 ch	annels
External interrupt	Can be used rising edge, falling edge, starting up by "H"/"L" level input, external interrupt, extended intelligent I/O services (El ² OS) and DMA.					
D/A converter		-			2 cha	annels
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash memory			-	_		
Corresponding evaluation name	MB90V3	40E-102	MB90V3	340E-101	-	_

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



2. Product Lineup 2 (With Clock supervisor function)

■ Flash memory products

Part Number	MB90F356E MB90F357E	MB90F356TE MB90F357TE	MB90F356ES MB90F357ES	MB90F356TES MB90F357TES		
Parameter	MID30L321E	MID90L3511E	INIDA0L391E9	INIDA0L221 IE2		
Туре		Flash memo	ory products			
CPU		F ² MC-16	6LX CPU			
System clock	On-chip PLL clock multiplier Minimum instruction execution					
ROM	64 Kbytes Flash memory : N 128 Kbytes Dual operation I same time) : MB90F357E(\$	Flash memory (Erase/write a	TE(S) and read can be operated at	the		
RAM		4 Kt	oytes			
Emulator-specific power supply*		-	_			
Sub clock pin (X0A, X1A)	Ye	Yes No				
Clock supervisor		Y	es			
Low voltage/CPU operation detection reset	No	Yes	No	Yes		
Operating voltage range	3.5 V to 5.5 V : at normal op 3.5 V to 5.5 V : at using A/D 3.5 V to 5.5 V : at using exte	converter/Flash programmi	•			
Operating temperature range		-40°C to	o +125°C			
Package		LQF	P-64			
		2 cha	annels			
LIN-UART	Wide range of baud rate settings using a dedicated baud rate generator (reload timer) Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device					
I ² C (400 kbps)		1 cha	annel			
		15 ch	annels			
A/D converter	10-bit or 8-bit resolution Conversion time : Min 3 μs i	. "	,			
16-bit reload timer (4 channels)	Operation clock frequency : Supports External Event Co		ys = Machine clock frequenc	cy)		
dC hit from a roun times	Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					
16-bit free-run timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)					
16 bit output		4 cha	annels			
16-bit output compare	Signals an interrupt when 10 A pair of compare registers		s with output compare registe output signal.	ers.		



Part Number Parameter	MB90F356E MB90F357E	MB90F356TE MB90F357TE	MB90F356ES MB90F357ES	MB90F356TES MB90F357TES		
16 hit input conture		6 cha	nnels			
16-bit input capture	Retains 16-bit free-run time	r value by (rising edge, fallin	g edge or rising & falling edg	ge), signals an interrupt.		
8/16-bit		6 channels (16-bit) 8-bit reload c 8-bit reload registers 8-bit reload registers	counters × 12			
programmable pulse generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
		1 cha	annel			
CAN interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
		8 cha	nnels			
External interrupt	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA.					
D/A converter		-	-			
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash memory	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)					
Corresponding EVA name	MB90V3	40E-104	MB90V3	40E-103		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



■ MASK ROM products/Evaluation products

Part Number	мросстат	MDOOGEGEE	мроссос	MDOOCTOTTO	MD00\(0.40= 1	MD00\10.105					
	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04					
Parameter	MB30007E	INDSCOOT IE	WIBSSOSTES	INDOODO TEO		04					
CPU			F ² MC-16	SLX CPU							
System clock			\times 3, \times 4, \times 6, 1/2 who 42 ns (oscillation of	. ,	6)						
ROM	,	B90356E(S), MB90 B90357E(S), MB90	` '		Exte	ernal					
RAM		4 Kb	ytes		30 K	bytes					
Emulator-specific power supply*		-			Y	es					
Sub clock pin (X0A, X1A)	Ye	es	N	lo	No	Yes					
Clock supervisor			Y	es		•					
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No						
Operating voltage range	4.0 V to 5.5 V : at	normal operating (using A/D converteusing external bus		erter)	5 V ± 10%						
Operating temperature range		−40°C to) +125°C		_						
Package		LQF	P-64		PGA-299						
		2 cha	innels		5 channels						
LIN-UART	Special synchrono	ous options for ada	ng a dedicated bau pting to different sy aster or slave LIN c	nchronous serial p							
I ² C (400 kbps)		1 cha	annel		2 cha	annels					
		15 cha	annels		24 ch	annels					
A/D converter		10-bit or 8-bit resolution Conversion time: Min 3 µs includes sample time (per one channel)									
16-bit reload timer (4 channels)	Operation clock from Supports External	Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.									
16-bit free-run timer (2 channels)	·	ree-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1. ree-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.				o ICU 0/1/2/3, o ICU 4/5/6/7,					
,	Supports Timer Cl Operation clock from	lear when a match` equency : fsys, fsys	g. with Output Compa s/2 ¹ , fsys/2 ² , fsys/2	are (Channel 0, 4) . ³ , fsys/2 ⁴ , fsys/2 ⁵ ,	fsys/2 ⁶ , fsys/2 ⁷	OCU 4/5/6/7. Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)					



Part Number Parameter	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04		
16-bit output compare	Signals an interrup	4 cha ot when 16-bit free	s with output compa	8 channels				
Compare	Signals an interrupt when 16-bit free-run Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.							
		6 cha	nnels		8 cha	nnels		
16-bit input capture	Retains 16-bit free signals an interrup	•	y (rising edge, fallir	ng edge or rising &	falling edge),			
8/16-bit programmable pulse gen-	8-b	8 channels (16-bit)/ 6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters×12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12 8-bit reload registers for H pulse width × 12 8-bit reload registers for H pulse width × 12 8-bit reload registers for H pulse width × 12 8-bit reload registers for H pulse width × 16						
erator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 channels					
CAN interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.							
		8 cha	nnels		16 ch	annels		
External interrupt	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (El ² OS) and DMA.							
D/A converter		-	_		2 cha	annels		
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash memory			-	_				
Corresponding EVA name	MB90V3	40E-104	MB90V3	340E-103	-	_		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



3. Packages and Product Correspondence

Package	MB90V340E-101 MB90V340E-102 MB90V340E-103 MB90V340E-104	MB90351E (S), MB90351TE (S) MB90F351E (S), MB90F351TE (S) MB90352E (S), MB90352TE (S) MB90F352E (S), MB90F352TE (S) MB90F356E (S), MB90356TE (S) MB90F356E (S), MB90F356TE (S) MB90F357E (S), MB90F357TE (S)
PGA-299C-A01	\circ	X
FPT-64P-M23 (12.0 mm, 0.65 mm pitch)	×	0
FPT-64P-M24 (10.0 mm, 0.50 mm pitch)	×	0


 \bigcirc : Yes, \times : No

Note: Refer to "Package Dimensions" for detail of each package.



4. Pin Assignments

■ MB90351E (S), MB90351TE (S), MB90F351E (S), MB90F351TE (S), MB90352E (S), MB90352TE (S), MB90F352E (S), MB90F352TE (S), MB90F356TE (S), MB90F356TE (S), MB90F356TE (S), MB90F356TE (S), MB90F357TE (S), MB9





5. Pin Description

Pin No.	Pin name	I/O Circuit type*	Function
46	X1	۸	Oscillation output pin
47	X0	Α	Oscillation input pin
45	RST	Е	Reset input pin
	P62 to P67		General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
3 to 8	PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F)	-	Output pins for PPGs
	P50		General purpose I/O port
9	AN8	0	Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
	P51		General purpose I/O port
10	AN9	I	Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
	P52		General purpose I/O port
11	AN10	I	Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
	P53		General purpose I/O port
12	AN11	I	Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
	P54		General purpose I/O port
13	AN12	I	Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14, 15	P55, P56	1	General purpose I/O ports
14, 15	AN13, AN14	ı	Analog input pins for A/D converter
	P42		General purpose I/O port
16	IN6	F	Data sample input pin for input capture ICU6
10	RX1	F	RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
	P43		General purpose I/O port
17	IN7	F	Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340E-101/103)
19, 20	X0A, X1A	В	X0A : Oscillation input pin for sub clock X1A : Oscillation output pin for sub clock (devices without S-suffix and MB90V340E-102/104)



Pin No.	Pin name	I/O Circuit type*	Function	
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.	
	INT8 to INT15		External interrupt request input pins for INT8 to INT15	
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.	
	TIN1		Event input pin for reload timer1	
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.	
	TOT1		Output pin for reload timer1	
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
34	AD10	N	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.	
	SIN3		Serial data input pin for UART3	
	INT11R		External interrupt request input pin for INT11	
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.	
	SOT3		Serial data output pin for UART3	
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.	
	SCK3		Clock input/output pin for UART3	
37	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
31	AD13		Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.	
20	P16		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
38	AD14	G	Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.	



Pin No.	Pin name	I/O Circuit type*	Function
39	P17	- G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	AD15		Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8) PPGB (A) PPGD (C) PPGF (E)		Output pins for PPGs
	P24	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	A20		Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	SDA0	Н	Serial data I/O pin for I ² C 0
	FRCK0		Input pin for the 16-bit Free-run Timer 0
	P45		General purpose I/O port
53	SCL0	Н	Serial clock I/O pin for I ² C 0
	FRCK1		Input pin for the 16-bit Free-run Timer 1



Pin No.	Pin name	I/O Circuit type*	Function
	P30	_	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5	1	Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R	1	External interrupt request input pin for INT10
57	P33	- G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
37	WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
58	58 HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT4		Wave form output pin for output compare OCU4
	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5	1	Wave form output pin for output compare OCU5
	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6]	Wave form output pin for output compare OCU6



Pin No.	Pin name	I/O Circuit type*	Function	
	P37	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.	
61	CLK		CLK output pin. This function is enabled when both the external bus and CLK output are enabled.	
	OUT7		Wave form output pin for output compare OCU7	
62, 63	P60, P61	,	General purpose I/O ports	
62, 63	ANO, AN1		Analog input pins for A/D converter	
64	AV _{CC}	K	CC power input pin for analog circuits	
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{CC} .	
1	AV _{SS}	К	V _{SS} power input pin for analog circuits	
22, 23	MD1, MD0	С	Input pins for specifying the operating mode	
21	MD2	D	Input pin for specifying the operating mode	
49	V _{CC}	_	Power (3.5 V to 5.5 V) input pin	
18, 48	V _{SS}	_	Power (0 V) input pins	
50	С	К	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μ F ceramic capacitor.	

^{*:} For the I/O circuit type, refer to "I/O Circuit Type".



6. I/O Circuit Type

Type	Circuit	Remarks
А	X1 Xout X0 Standby control signal	Oscillation circuit High-speed oscillation feedback resistor = approx. 1 MΩ
В	X1A Xout XOA Standby control signal	Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 MΩ
С	R CMOS hysteresis inputs	■ MASK ROM device CMOS hysteresis input pin ■ Flash memory device CMOS input pin
D	Pull-down resistor	■ MASK ROM device CMOS hysteresis input pin Pull-down resistor value: approx. 50 kΩ ■ Flash memory device CMOS input pin No Pull-down
E	Pull-up resistor R CMOS hysteresis inputs	CMOS hysteresis input pin Pull-up resistor value: approx. 50 kΩ



Type	Circuit	Remarks
F	P-ch Nout R CMOS hysteresis inputs Automotive input Standby control for input shutdown	 ■ CMOS level output (I_{OL} = 4 mA, I_{OH} = −4 mA) ■ CMOS hysteresis inputs (With input shutdown function when is standby) ■ Automotive input (With the standby-time input shutdown function)
G	Pull-up control P-ch P-ch Pout N-ch Nout Automotive input Standby control for input shutdown	 ■ CMOS level output (I_{OL} = 4 mA, I_{OH} = −4 mA) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function) ■ TTL input (With the standby-time input shutdown function) ■ Programmable pull-up resistor: approx. 50 kΩ
Н	P-ch Nout R CMOS hysteresis inputs Automotive input Standby control for input shutdown	 ■ CMOS level output (I_{OL} = 3 mA, I_{OH} = -3 mA) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function)



Туре	Circuit	Remarks
I	P-ch Nout N-ch Nout CMOS hysteresis inputs Automotive input Standby control for input shutdown Analog input	 ■ CMOS level output (I_{OL} = 4 mA, I_{OH} = −4 mA) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function) ■ Analog input for A/D converter
К	P-ch N-ch	Protection circuit for power supply input
L	P-ch AVR ANE	With the protection circuit of A/D converter reference voltage power input pin Flash memory devices do not have a protection circuit against V _{CC} for pin AVRH.



Туре	Circuit	Remarks
	Pull-up control	■ CMOS level output (I _{OL} = 4 mA, I _{OH} = −4 mA)
	resistor P-ch P-ch Pout	■ CMOS inputs (With the standby-time input shutdown function)
	N-ch	■ Automotive input (With the standby-time input shutdown function)
	Nout	■ TTL input (With the standby-time input shutdown function)
N	CMOS inputs	■ Programmable pull-up resistor: approx. 50 kΩ
	Automotive input	
	TTL input	
	Standby control for input shutdown	
	P-ch	■ CMOS level output (I _{OL} = 4 mA, I _{OH} = −4 mA)
	Pout N-ch	■ CMOS inputs (With the standby-time input shutdown function)
	Nout	■ Automotive input (With the standby-time input shutdown function)
0	R 777 CMOS inputs	■ Analog input for A/D converter
	Automotive input	
	Automotive input Standby control for input shutdown	
	Analog input	

7. Handling Devices

1. Preventing latch-up

CMOS IC may suffer latch-up under the following conditions:

- \blacksquare A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- $\blacksquare A$ voltage higher than the rated voltage is applied between V_{CC} and V_{SS} pins.
- ■The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AV $_{CC}$, AVRH) exceed the digital power-supply voltage (V $_{CC}$).

2. Treatment of unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.



3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

X0A and X1A are oscillation pins for sub clock. If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode


On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

Treatment of Power Supply Pins (V_{CC}/V_{SS})

■ If there are multiple V_{CC} and V_{SS} pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the V_{CC} and V_{SS} pins to the power supply and ground externally. Connect V_{CC} and V_{SS} pins to the device from the current supply source at a possibly low impedance.

As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 μF as a bypass capacitor between V_{CC} and V_{SS} pins in the vicinity of V_{CC} and V_{SS} pins of the device.



Pull-up/down resistors

The MB90350E series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal oscillator circuit

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.



Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply (AV $_{CC}$, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (V $_{CC}$). Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the power supply voltage does not exceed the rated voltage of the A/D converter (turning on/of the analog and digital power supplies simultaneously is acceptable).

10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V) .

12. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/ 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instanta-

neous power switching.

Document Number: 002-04493 Rev. *A Page 24 of 84




13. Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.

14. Port 0 to port 3 output during power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable regardless of reset inputs.



15. Setting using CAN function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR).

16. Flash security function

The security byte is located in the area of the Flash memory. If protection code 01_H is written in the security byte, the Flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

Product name	Flash memory size	Address for security bit
MB90F352E(S) MB90F352TE(S) MB90F357E(S) MB90F357TE(S)	Embedded 1 Mbit Flash memory	FE0001 _H

17. Operation with $T_A = +105$ °C or more

If used exceeding $T_A = +105$ °C, please contact Cypress sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage
4.0 V \pm 0.3 V

When a low voltage condition is detected, the low voltage detection flag (LVRC: LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.