



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).

## 16-bit Microcontrollers

### F<sup>2</sup>MC-16LX MB90385 Series

MB90385 series devices are general-purpose high-performance 16-bit micro controllers designed for process control of consumer products, which require high-speed real-time processing. The devices of this series have the built-in full-CAN interface.

The system, inheriting the architecture of F<sup>2</sup>MC family, employs additional instruction ready for high-level languages, expanded addressing mode, enhanced multiply-divide instructions, and enriched bit-processing instructions. Furthermore, employment of 32-bit accumulator achieves processing of long-word data (32 bits).

The peripheral resources of MB90385 series include the following:

8/10-bit A/D converter, UART (SCI), 8/16-bit PPG timer, 16-bit input-output timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU)), and CAN controller.

## Features

### Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 4 times of oscillation clock (for 4-MHz oscillation clock, 4 MHz to 16 MHz).
- Operation by sub-clock (8.192 kHz) is allowed. (MB90387, MB90F387)
- Minimum execution time of instruction: 62.5 ns (when operating with 4-MHz oscillation clock, and 4-time multiplied PLL clock).

### 16 Mbyte CPU memory Space

- 24-bit internal addressing

### Instruction System Best Suited to Controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### Instruction System Compatible with High-level Language (C language) and Multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

### Increased Processing Speed

- 4-byte instruction queue

### Powerful Interrupt Function with 8 Levels and 34 Factors

### Automatic Data Transfer Function Independent of CPU

- Expanded intelligent I/O service function (EI<sup>2</sup> OS): Maximum of 16 channels

### Low Power Consumption (standby) Mode

- Sleep mode (a mode that halts CPU operating clock)

- Time-base timer mode (a mode that operates oscillation clock, sub clock, time-base timer and watch timer only)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking operation mode

### Process

- CMOS technology

### I/O Port

- General-purpose input/output port (CMOS output):  
MB90387, MB90F387: 34 ports (including 4 high-current output ports)  
MB90387S, MB90F387S: 36 ports (including 4 high-current output ports)

### Timer

- Time-base timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit x 4 channels, or 16-bit x 2 channels
- 16-bit reload timer: 2 channels
- 16-bit input/output timer
  - 16-bit free run timer: 1 channel
  - 16-bit input capture: (ICU): 4 channelsInterrupt request is issued upon latching a count value of 16-bit free run timer by detection of an edge on pin input.

### CAN Controller: 1 channel

- Compliant with Ver2.0A and Ver2.0B CAN specifications
- 8 built-in message buffers
- Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock)
- CAN wake-up

### UART (SCI): 1 channel

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

**DTP/External Interrupt: 4 channels, CAN wakeup:  
1 channel**

- Module for activation of expanded intelligent I/O service (EI<sup>2</sup>OS), and generation of external interrupt.

**Delay Interrupt Generator Module**

- Generates interrupt request for task switching.

**8/10-bit A/D Converter: 8 channels**

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 6.125  $\mu$ s (at 16 MHz machine clock, including sampling time)

**Program Patch Function**

- Address matching detection for 2 address pointers.

## Contents

<b>Product Lineup</b> .....	<b>4</b>	Delay Interrupt Generation Module Outline .....	42
<b>Packages And Product Models</b> .....	<b>5</b>	DTP/External Interrupt and CAN Wakeup Outline .....	43
<b>Product Comparison</b> .....	<b>5</b>	8/10-bit A/D Converter.....	45
<b>Pin Assignment</b> .....	<b>6</b>	UART Outline .....	47
<b>Pin Description</b> .....	<b>7</b>	CAN Controller .....	49
<b>I/O Circuit Type</b> .....	<b>9</b>	Address Matching Detection Function Outline .....	51
<b>Handling Devices</b> .....	<b>10</b>	ROM Mirror Function Selection Module Outline.....	52
<b>Block Diagram</b> .....	<b>12</b>	512 Kbit Flash Memory Outline .....	53
<b>Memory Map</b> .....	<b>12</b>	<b>Electrical Characteristics</b> .....	<b>55</b>
Memory Allocation of MB90385 .....	12	Absolute Maximum Rating .....	55
Memory Map .....	13	Recommended Operating Conditions .....	57
<b>I/O Map</b> .....	<b>14</b>	DC Characteristics .....	58
<b>Interrupt Sources, Interrupt Vectors, And Interrupt Control</b>		AC Characteristics.....	60
<b>Registers</b> .....	<b>21</b>	A/D Converter.....	67
<b>Peripheral Resources</b> .....	<b>22</b>	Definition of A/D Converter Terms .....	68
I/O Ports .....	22	Notes on A/D Converter Section .....	70
Time-Base Timer.....	28	Flash Memory Program/Erase Characteristics.....	70
Watchdog Timer.....	30	<b>Example Characteristics</b> .....	<b>71</b>
16-bit Input/Output Timer .....	32	<b>Ordering Information</b> .....	<b>77</b>
16-bit Reload Timer.....	35	<b>Package Dimension</b> .....	<b>78</b>
Watch Timer Outline.....	37	<b>Major Changes</b> .....	<b>79</b>
8/16-bit PPG Timer Outline .....	39	<b>Document History</b> .....	<b>80</b>
		<b>Sales, Solutions, and Legal Information</b> .....	<b>81</b>

## 1. Product Lineup

Part Number		MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G
Classification		Flash ROM	Mask ROM	Evaluation product
ROM capacity		64 Kbytes		–
RAM capacity		2 Kbytes		6 Kbytes
Process		CMOS		
Package		LQFP-48 (pin pitch 0.50 mm)		PGA-256
Operating power supply voltage		3.5 V to 5.5 V		4.5 V to 5.5 V
Special power supply for emulator*1		–		None
CPU functions		Number of basic instructions : 351 instructions		
		Instruction bit length : 8 bits and 16 bits		
		Instruction length : 1 byte to 7 bytes		
		Data bit length : 1 bit, 8 bits, 16 bits		
		Minimum instruction execution time: 62.5 ns (at 16 MHz machine clock)		
		Interrupt processing time: 1.5 μs at minimum (at 16 MHz machine clock)		
Low power consumption (standby) mode		Sleep mode / Watch mode / Time-base timer mode / Stop mode / CPU intermittent		
I/O port		General-purpose input/output ports (CMOS output): 34 ports (36 ports*2) including 4 high-current output ports (P14 to P17)		
Time-base timer		18-bit free-run counter Interrupt cycle: 1.024 ms, 4.096 ms, 16.834 ms, 131.072 ms (with oscillation clock frequency at 4 MHz)		
Watchdog timer		Reset generation cycle: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (with oscillation clock frequency at 4 MHz)		
16-bit input/output timer	16-bit free-run timer	Number of channels: 1 Interrupt upon occurrence of overflow		
	Input capture	Number of channels: 4 Retaining free-run timer value set by pin input (rising edge, falling edge, and both edges)		
16-bit reload timer		Number of channels: 2 16-bit reload timer operation Count clock cycle: 0.25 μs, 0.5 μs, 2.0 μs (at 16-MHz machine clock frequency) External event count is allowed.		
Watch timer		15-bit free-run counter Interrupt cycle: 31.25 ms, 62.5 ms, 12 ms, 250 ms, 500 ms, 1.0 s, 2.0 s (with 8.192 kHz sub clock)		
8/16-bit PPG timer		Number of channels: 2 (four 8-bit channels are available also.) PPG operation is allowed with four 8-bit channels or two 16-bit channels. Outputting pulse wave of arbitrary cycle or arbitrary duty is allowed. Count clock: 62.5 ns to 1 μs (with 16 MHz machine clock)		
Delay interrupt generator module		Interrupt generator module for task switching. Used for realtime OS.		
DTP/External interrupt		Number of inputs: 4 Activated by rising edge, falling edge, "H" level or "L" level input. External interrupt or expanded intelligent I/O service (EI <sup>2</sup> OS) is available.		

Part Number	MB90F387 MB90F387S	MB90387 MB90387S	MB90V495G
Parameter			
8/10-bit A/D converter	Number of channels: 8 Resolution: Selectable 10-bit or 8-bit. Conversion time: 6.125 $\mu$ s (at 16 MHz machine clock, including sampling time) Sequential conversion of two or more successive channels is allowed. (Setting a maximum of 8 channels is allowed.) Single conversion mode: Selected channel is converted only once. Sequential conversion mode: Selected channel is converted repetitively. Halt conversion mode: Conversion of selected channel is stopped and activated alternately.		
UART(SCI)	Number of channels: 1 Clock-synchronous transfer: 62.5 kbps to 2 Mbps Clock-asynchronous transfer: 9,615 bps to 500 kbps Communication is allowed by bi-directional serial communication function and master/slave type connection.		
CAN	Compliant with Ver 2.0A and Ver 2.0B CAN specifications. 8 built-in message buffers. Transmission rate of 10 kbps to 1 Mbps (by 16 MHz machine clock) CAN wake-up		

\*1: Settings of DIP switch S2 for using emulation pod MB2145-507. For details, see MB2145-507 Hardware Manual (2.7 Power Pin solely for Emulator).

\*2: MB90387S, MB90F387S

## 2. Packages And Product Models

Package	MB90F387, MB90F387S	MB90387, MB90387S
LQA048	○	○

○ : Yes ×: No

Note: Refer to [Package Dimension](#) for details of the package.


## 3. Product Comparison

### Memory Space

When testing with test product for evaluation, check the differences between the product and a product to be used actually. Pay attention to the following points:

- The MB90V495G has no built-in ROM. However, a special-purpose development tool allows the operations as those of one with built-in ROM. ROM capacity depends on settings on a development tool.
- On MB90V495G, an image from FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> is viewed on 00 bank and an image of FE0000<sub>H</sub> to FF3FFF<sub>H</sub> is viewed only on FE bank and FF bank. (Modified on settings of a development tool.)
- On MB90F387/F387S/387/387S, an image from FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> is viewed on 00 bank and an image of FE0000<sub>H</sub> to FF3FFF<sub>H</sub> is viewed only on FF bank.

#### 4. Pin Assignment





## 5. Pin Description

Pin No.	Pin Name	Circuit Type	Function
1	AVcc	–	Vcc power input pin for A/D converter.
2	AVR	–	Power (Vref+) input pin for A/D converter. Use as input for Vcc or lower.
3 to 10	P50 to P57	E	General-purpose input/output ports.
	AN0 to AN7		Functions as analog input pins for A/D converter. Valid when analog input setting is “enabled.”
11	P37	D	General-purpose input/output port.
	ADTG		Function as an external trigger input pin for A/D converter. Use the pin by setting as input port.
12	P20	D	General-purpose input/output port.
	TIN0		Function as an event input pin for reload timer 0. Use the pin by setting as input port.
13	P21	D	General-purpose input/output port.
	TOT0		Function as an event output pin for reload timer 0. Valid only when output setting is “enabled.”
14	P22	D	General-purpose input/output port.
	TIN1		Function as an event input pin for reload timer 1. Use the pin by setting as input port.
15	P23	D	General-purpose input/output port.
	TOT1		Function as an event output pin for reload timer 1. Valid only when output setting is “enabled.”
16 to 19	P24 to P27	D	General-purpose input/output ports.
	INT4 to INT7		Functions as external interrupt input pins. Use the pins by setting as input port.
20	MD2	F	Input pin for specifying operation mode. Connect directly to Vss.
21	MD1	C	Input pin for specifying operation mode. Connect directly to Vcc.
22	MD0	C	Input pin for specifying operation mode. Connect directly to Vcc.
23	RST	B	External reset input pin.
24	Vcc	–	Power source (5 V) input pin.
25	Vss	–	Power source (0 V) input pin.
26	C	–	Capacitor pin for stabilizing power source. Connect a ceramic capacitor of approximately 0.1 $\mu$ F.
27	X0	A	Pin for high-rate oscillation.
28	X1	A	Pin for high-rate oscillation.
29 to 32	P10 to P13	D	General-purpose input/output ports.
	IN0 to IN3		Functions as trigger input pins of input capture ch.0 to ch.3. Use the pins by setting as input ports.
33 to 36	P14 to P17	G	General-purpose input/output ports. High-current output ports.
	PPG0 to PPG3		Functions as output pins of PPG timers 01 and 23. Valid when output setting is “enabled.”
37	P40	D	General-purpose input/output port.
	SIN1		Serial data input pin for UART. Use the pin by setting as input port.
38	P41	D	General-purpose input/output port.
	SCK1		Serial clock input pin for UART. Valid only when serial clock input/output setting on UART is “enabled.”

Pin No.	Pin Name	Circuit Type	Function
39	P42	D	General-purpose input/output port.
	SOT1		Serial data input pin for UART. Valid only when serial data input/output setting on UART is "enabled."
40	P43	D	General-purpose input/output port.
	TX		Transmission output pin for CAN. Valid only when output setting is "enabled."
41	P44	D	General-purpose input/output port.
	RX		Transmission output pin for CAN. Valid only when output setting is "enabled."
42 to 45	P30 to P33	D	General-purpose input/output ports.
46	X0A*	A	Pin for low-rate oscillation.
	P35*		General-purpose input/output port.
47	X1A*	A	Pin for low-rate oscillation.
	P36*		General-purpose input/output port.
48	AVss	–	Vss power source input pin for A/D converter.

\*: MB90387, MB90F387: X1A, X0A  
 MB90387S, MB90F387S: P36, P35

## 6. I/O Circuit Type

Type	Circuit	Remarks
A		<ul style="list-style-type: none"> <li>■ High-rate oscillation feedback resistor, approx.1 MΩ</li> <li>■ Low-rate oscillation feedback resistor, approx.10 MΩ</li> </ul>
B		<ul style="list-style-type: none"> <li>■ Hysteresis input with pull-up resistor.</li> <li>■ Pull-up resistor, approx.50 kΩ</li> </ul>
C		<ul style="list-style-type: none"> <li>■ Hysteresis input</li> </ul>
D		<ul style="list-style-type: none"> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output</li> <li>■ Standby control provided</li> </ul>
E		<ul style="list-style-type: none"> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output</li> <li>■ Shared for analog input pin</li> <li>■ Standby control provided</li> </ul>

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>■ Hysteresis input with pull-down resistor</li> <li>■ Pull-down resistor, approx. 50 kΩ</li> <li>■ Flash product is not provided with pull-down resistor.</li> </ul>
G		<ul style="list-style-type: none"> <li>■ CMOS hysteresis input</li> <li>■ CMOS level output (high-current output)</li> <li>■ Standby control provided</li> </ul>

## 7. Handling Devices

### Do Not Exceed Maximum Rating (preventing “latch up”)


- On a CMOS IC, latch-up may occur when applying a voltage higher than Vcc or a voltage lower than Vss to input or output pin, which has no middle or high withstand voltage. Latch-up may also occur when a voltage exceeding maximum rating is applied across Vcc pin and Vss pin.
- Latch-up causes drastic increase of power current, which may lead to destruction of elements by heat. Extreme caution must be taken not to exceed maximum rating.
- When turning on and off analog power source, take extra care not to apply an analog power voltages (AVcc and AVR) and analog input voltage that are higher than digital power voltage (Vcc).

### Handling Unused Pins

- Leaving unused input pins open may cause permanent destruction by malfunction or latch-up. Apply pull-up or pull-down process to the unused pins using resistors of 2 kΩ or higher. Leave unused input/output pins open under output status, or process as input pins if they are under input status.

### Using External Clock

- When using an external clock, drive only X0 pin and leave X1 pin open. An example of using an external clock is shown below.



### Notes When Using No Sub Clock

- If an oscillator is not connected to X0A and X1A pin, apply pull-down resistor to X0A pin and leave X1A pin open.

### About Power Supply Pins

- If two or more Vcc and Vss pins exist, the pins that should be at the same potential are connected to each other inside the device. For reducing unwanted emissions and preventing malfunction of strobe signals caused by increase of ground level, however, be sure to connect the Vcc and Vss pins to the power source and the ground externally.
- Pay attention to connect a power supply to Vcc and Vss of MB90385 series device in a lowest-possible impedance.
- Near pins of MB90385 series device, connecting a bypass capacitor is recommended at 0.1  $\mu$ F across Vcc pin and Vss pin.

### Crystal Oscillator Circuit

- Noises around X0 and X1 pins cause malfunctions on a MB90385 series device. Design a print circuit so that X0 and X1 pins, an crystal oscillator (or a ceramic oscillator), and bypass capacitor to the ground become as close as possible to each other. Furthermore, avoid wires to X0 and X1 pins crossing each other as much as possible.
- Print circuit designing that surrounds X0 and X1 pins with grounding wires, which ensures stable operation, is strongly recommended.

### Caution on Operations during PLL Clock Mode

- If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

### Sequence of Turning on Power of A/D Converter and Applying Analog Input

- Be sure to turn on digital power (Vcc) before applying signals to the A/D converter and applying analog input signals (AN0 to AN7 pins).
- Be sure to turn off the power of A/D converter and analog input before turning off the digital power source.
- Be sure not to apply AVR exceeding AVcc when turning on and off. (No problems occur if analog and digital power is turned on and off simultaneously.)

### Handling Pins When A/D Converter is Not Used

- If the A/D converter is not used, connect the pins under the following conditions: "AVcc=AVR=Vcc," and "AVss=Vss"


### Note on Turning on Power

- For preventing malfunctions on built-in step-down circuit, maintain a minimum of 50  $\mu$ s of voltage rising time (between 0.2 V and 2.7V) when turning on the power.

### Stabilization of Supply Voltage

- A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operating range. Therefore, the Vcc supply voltage should be stabilized.  
For reference, the supply voltage should be controlled so that Vcc ripple variations (peak-to-peak values) at commercial frequencies (50 Hz / 60 Hz) fall below 10% of the standard Vcc supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

## 8. Block Diagram




## 9. Memory Map

MB90385 series allows specifying a memory access mode "single chip mode."

### 9.1 Memory Allocation of MB90385

MB90385 series model has 24-bit wide internal address bus and up to 24-bit bus of external address bus. A maximum of 16-Mbyte memory space of external access memory is accessible.

## 9.2 Memory Map



Note: When internal ROM is operating, F<sup>2</sup>MC-16LX allows viewing ROM data image on FF bank at upper-level of 00 bank. This function is called "mirroring ROM," which allows effective use of C compiler small model. F<sup>2</sup>MC-16LX assigns the same low order 16-bit address to FF bank and 00 bank, which allows referencing table in ROM without specifying "far" using pointer. For example, when accessing to "00C000H", ROM data at "FFC000H" is accessed actually. However, because ROM area of FF bank exceeds 48 Kbytes, viewing all areas is not possible on 00 bank image. Because ROM data of "FF4000H" to "FFFFFFH" is viewed on "004000H" to "00FFFFH" image, store a ROM data table in area "FF4000H" to "FFFFFFH".

## 10. I/O Map

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
000000 <sub>H</sub>	(Reserved area) *				
000001 <sub>H</sub>	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX <sub>B</sub>
000002 <sub>H</sub>	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003 <sub>H</sub>	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX <sub>B</sub>
000004 <sub>H</sub>	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006 <sub>H</sub> to 000010 <sub>H</sub>	(Reserved area) *				
000011 <sub>H</sub>	DDR1	Port 1 direction data register	R/W	Port 1	00000000 <sub>B</sub>
000012 <sub>H</sub>	DDR2	Port 2 direction data register	R/W	Port 2	00000000 <sub>B</sub>
000013 <sub>H</sub>	DDR3	Port 3 direction data register	R/W	Port 3	000X0000 <sub>B</sub>
000014 <sub>H</sub>	DDR4	Port 4 direction data register	R/W	Port 4	XXX00000 <sub>B</sub>
000015 <sub>H</sub>	DDR5	Port 5 direction data register	R/W	Port 5	00000000 <sub>B</sub>
000016 <sub>H</sub> to 00001A <sub>H</sub>	(Reserved area) *				
00001B <sub>H</sub>	ADER	Analog input permission register	R/W	8/10-bit A/D converter	11111111 <sub>B</sub>
00001C <sub>H</sub> to 000025 <sub>H</sub>	(Reserved area) *				
000026 <sub>H</sub>	SMR1	Serial mode register 1	R/W	UART1	00000000 <sub>B</sub>
000027 <sub>H</sub>	SCR1	Serial control register 1	R/W, W		00000100 <sub>B</sub>
000028 <sub>H</sub>	SIDR1/ SODR1	Serial input data register 1/ Serial output data register 1	R, W		XXXXXXXX <sub>B</sub>
000029 <sub>H</sub>	SSR1	Serial status data register 1	R, R/W		00001000 <sub>B</sub>
00002A <sub>H</sub>	(Reserved area) *				
00002B <sub>H</sub>	CDCR1	Communication prescaler control register 1	R/W	UART1	0XXX0000 <sub>B</sub>
00002C <sub>H</sub> to 00002F <sub>H</sub>	(Reserved area) *				
000030 <sub>H</sub>	ENIR	DTP/External interrupt permission register	R/W	DTP/External interrupt	00000000 <sub>B</sub>
000031 <sub>H</sub>	EIRR	DTP/External interrupt permission register	R/W		XXXXXXXX <sub>B</sub>
000032 <sub>H</sub>	ELVR	Detection level setting register	R/W		00000000 <sub>B</sub>
000033 <sub>H</sub>			R/W	00000000 <sub>B</sub>	
000034 <sub>H</sub>	ADCS	A/D control status register	R/W	8/10-bit A/D converter	00000000 <sub>B</sub>
000035 <sub>H</sub>			R/W, W		00000000 <sub>B</sub>
000036 <sub>H</sub>	ADCR	A/D data register	W, R		XXXXXXXX <sub>B</sub>
000037 <sub>H</sub>			R		00101XXX <sub>B</sub>



Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
000038 <sub>H</sub> to 00003F <sub>H</sub>	(Reserved area) *				
000040 <sub>H</sub>	PPGC0	PPG0 operation mode control register	R/W, W	8/16-bit PPG timer 0/ 1	0X000XX1 <sub>B</sub>
000041 <sub>H</sub>	PPGC1	PPG1 operation mode control register	R/W, W		0X000001 <sub>B</sub>
000042 <sub>H</sub>	PPG01	PPG0/1 count clock selection register	R/W		000000XX <sub>B</sub>
000043 <sub>H</sub>	(Reserved area) *				
000044 <sub>H</sub>	PPGC2	PPG2 operation mode control register	R/W, W	8/16-bit PPG timer 2/ 3	0X000XX1 <sub>B</sub>
000045 <sub>H</sub>	PPGC3	PPG3 operation mode control register	R/W, W		0X000001 <sub>B</sub>
000046 <sub>H</sub>	PPG23	PPG2/3 count clock selection register	R/W		000000XX <sub>B</sub>
000047 <sub>H</sub> to 00004F <sub>H</sub>	(Reserved area) *				
000050 <sub>H</sub>	IPCP0	Input capture data register 0	R	16-bit input/output timer	XXXXXXXX <sub>B</sub>
000051 <sub>H</sub>					XXXXXXXX <sub>B</sub>
000052 <sub>H</sub>	IPCP1	Input capture data register 1	R		XXXXXXXX <sub>B</sub>
000053 <sub>H</sub>					XXXXXXXX <sub>B</sub>
000054 <sub>H</sub>	ICS01	Input capture control status register	R/W		00000000 <sub>B</sub>
000055 <sub>H</sub>					ICS23
000056 <sub>H</sub>	TCDT	Timer counter data register	R/W		00000000 <sub>B</sub>
000057 <sub>H</sub>					00000000 <sub>B</sub>
000058 <sub>H</sub>	TCCS	Timer counter control status register	R/W		00000000 <sub>B</sub>
000059 <sub>H</sub>	(Reserved area) *				
00005A <sub>H</sub>	IPCP2	Input capture data register 2	R	16-bit input/output timer	XXXXXXXX <sub>B</sub>
00005B <sub>H</sub>					XXXXXXXX <sub>B</sub>
00005C <sub>H</sub>	IPCP3	Input capture data register 3	R		XXXXXXXX <sub>B</sub>
00005D <sub>H</sub>					XXXXXXXX <sub>B</sub>
00005E <sub>H</sub> to 000065 <sub>H</sub>	(Reserved area) *				
000066 <sub>H</sub>	TMCSR0	Timer control status register	R/W	16-bit reload timer 0	00000000 <sub>B</sub>
000067 <sub>H</sub>			R/W		XXXX0000 <sub>B</sub>
000068 <sub>H</sub>	TMCSR1		R/W	16-bit reload timer 1	00000000 <sub>B</sub>
000069 <sub>H</sub>			R/W		XXXX0000 <sub>B</sub>
00006A <sub>H</sub> to 00006E <sub>H</sub>	(Reserved area) *				
00006F <sub>H</sub>	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	XXXXXXXX1 <sub>B</sub>
000070 <sub>H</sub> to 00007F <sub>H</sub>	(Reserved area) *				
000080 <sub>H</sub>	BVALR	Message buffer enabling register	R/W	CAN controller	00000000 <sub>B</sub>
000081 <sub>H</sub>	(Reserved area) *				
000082 <sub>H</sub>	TREQR	Send request register	R/W	CAN controller	00000000 <sub>B</sub>

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
000083 <sub>H</sub>	(Reserved area) *				
000084 <sub>H</sub>	TCANR	Send cancel register	W	CAN controller	00000000 <sub>B</sub>
000085 <sub>H</sub>	(Reserved area) *				
000086 <sub>H</sub>	TCR	Send completion register	R/W	CAN controller	00000000 <sub>B</sub>
000087 <sub>H</sub>	(Reserved area) *				
000088 <sub>H</sub>	RCR	Receive completion register	R/W	CAN controller	00000000 <sub>B</sub>
000089 <sub>H</sub>	(Reserved area) *				
00008A <sub>H</sub>	RRTRR	Receive RTR register	R/W	CAN controller	00000000 <sub>B</sub>
00008B <sub>H</sub>	(Reserved area) *				
00008C <sub>H</sub>	ROVRR	Receive overrun register	R/W	CAN controller	00000000 <sub>B</sub>
00008D <sub>H</sub>	(Reserved area) *				
00008E <sub>H</sub>	RIER	Receive completion interrupt permission register	R/W	CAN controller	00000000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>	(Reserved area) *				
00009E <sub>H</sub>	PACSR	Address detection control register	R/W	Address matching detection function	00000000 <sub>B</sub>
00009F <sub>H</sub>	DIRR	Delay interrupt request generation/release register	R/W	Delay interrupt generation module	XXXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	LPMCR	Lower power consumption mode control register	W,R/W	Lower power consumption mode	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	CKSCR	Clock selection register	R,R/W	Clock	11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	(Reserved area) *				
0000A8 <sub>H</sub>	WDTC	Watchdog timer control register	R,W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	TBTC	Time-base timer control register	R/W,W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	WTC	Watch timer control register	R,R/W	Watch timer	1X001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	(Reserved area) *				
0000AE <sub>H</sub>	FMCS	Flash memory control status register	R,W,R/W	512k-bit Flash memory	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	(Reserved area) *				

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value	
0000B0 <sub>H</sub>	ICR00	Interrupt control register 00	R/W	Interrupt controller	00000111 <sub>B</sub>	
0000B1 <sub>H</sub>	ICR01	Interrupt control register 01			00000111 <sub>B</sub>	
0000B2 <sub>H</sub>	ICR02	Interrupt control register 02			00000111 <sub>B</sub>	
0000B3 <sub>H</sub>	ICR03	Interrupt control register 03			00000111 <sub>B</sub>	
0000B4 <sub>H</sub>	ICR04	Interrupt control register 04			00000111 <sub>B</sub>	
0000B5 <sub>H</sub>	ICR05	Interrupt control register 05			00000111 <sub>B</sub>	
0000B6 <sub>H</sub>	ICR06	Interrupt control register 06			00000111 <sub>B</sub>	
0000B7 <sub>H</sub>	ICR07	Interrupt control register 07			00000111 <sub>B</sub>	
0000B8 <sub>H</sub>	ICR08	Interrupt control register 08			00000111 <sub>B</sub>	
0000B9 <sub>H</sub>	ICR09	Interrupt control register 09			00000111 <sub>B</sub>	
0000BA <sub>H</sub>	ICR10	Interrupt control register 10			00000111 <sub>B</sub>	
0000BB <sub>H</sub>	ICR11	Interrupt control register 11			00000111 <sub>B</sub>	
0000BC <sub>H</sub>	ICR12	Interrupt control register 12			00000111 <sub>B</sub>	
0000BD <sub>H</sub>	ICR13	Interrupt control register 13			00000111 <sub>B</sub>	
0000BE <sub>H</sub>	ICR14	Interrupt control register 14			00000111 <sub>B</sub>	
0000BF <sub>H</sub>	ICR15	Interrupt control register 15			00000111 <sub>B</sub>	
0000C0 <sub>H</sub> to 0000FF <sub>H</sub>	(Reserved area) *					
001FF0 <sub>H</sub>	PADR0	Detection address setting register 0 (low-order)	R/W	Address matching detection function	XXXXXXXX <sub>B</sub>	
001FF1 <sub>H</sub>		Detection address setting register 0 (middle-order)			XXXXXXXX <sub>B</sub>	
001FF2 <sub>H</sub>		Detection address setting register 0 (high-order)			XXXXXXXX <sub>B</sub>	
001FF3 <sub>H</sub>	PADR1	Detection address setting register 1 (low-order)	R/W		XXXXXXXX <sub>B</sub>	
001FF4 <sub>H</sub>		Detection address setting register 1 (middle-order)			XXXXXXXX <sub>B</sub>	
001FF5 <sub>H</sub>		Detection address setting register 1 (high-order)			XXXXXXXX <sub>B</sub>	
003900 <sub>H</sub>	TMR0/ TMRLR0	16-bit timer register 0/16-bit reload register	R,W		16-bit reload timer 0	XXXXXXXX <sub>B</sub>
003901 <sub>H</sub>						XXXXXXXX <sub>B</sub>
003902 <sub>H</sub>	TMR1/ TMRLR1	16-bit timer register 1/16-bit reload register	R,W		16-bit reload timer 1	XXXXXXXX <sub>B</sub>
003903 <sub>H</sub>				XXXXXXXX <sub>B</sub>		
003904 <sub>H</sub> to 00390F <sub>H</sub>	(Reserved area) *					

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
003910 <sub>H</sub>	PRL0	PPG0 reload register L	R/W	8/16-bit PPG timer	XXXXXXXX <sub>B</sub>
003911 <sub>H</sub>	PRLH0	PPG0 reload register H	R/W		XXXXXXXX <sub>B</sub>
003912 <sub>H</sub>	PRL1	PPG1 reload register L	R/W		XXXXXXXX <sub>B</sub>
003913 <sub>H</sub>	PRLH1	PPG1 reload register H	R/W		XXXXXXXX <sub>B</sub>
003914 <sub>H</sub>	PRL2	PPG2 reload register L	R/W		XXXXXXXX <sub>B</sub>
003915 <sub>H</sub>	PRLH2	PPG2 reload register H	R/W		XXXXXXXX <sub>B</sub>
003916 <sub>H</sub>	PRL3	PPG3 reload register L	R/W		XXXXXXXX <sub>B</sub>
003917 <sub>H</sub>	PRLH3	PPG3 reload register H	R/W		XXXXXXXX <sub>B</sub>
003918 <sub>H</sub> to 00392F <sub>H</sub>	(Reserved area) *				
003930 <sub>H</sub> to 003BFF <sub>H</sub>	(Reserved area) *				
003C00 <sub>H</sub> to 003C0F <sub>H</sub>	RAM (General-purpose RAM)				
003C10 <sub>H</sub> to 003C13 <sub>H</sub>	IDR0	ID register 0	R/W	CAN controller	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C14 <sub>H</sub> to 003C17 <sub>H</sub>	IDR1	ID register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C18 <sub>H</sub> to 003C1B <sub>H</sub>	IDR2	ID register 2	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C1C <sub>H</sub> to 003C1F <sub>H</sub>	IDR3	ID register 3	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C20 <sub>H</sub> to 003C23 <sub>H</sub>	IDR4	ID register 4	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C24 <sub>H</sub> to 003C27 <sub>H</sub>	IDR5	ID register 5	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C28 <sub>H</sub> to 003C2B <sub>H</sub>	IDR6	ID register 6	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C2C <sub>H</sub> to 003C2F <sub>H</sub>	IDR7	ID register 7	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C30 <sub>H</sub> , 003C31 <sub>H</sub>	DLCR0	DLC register 0	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C32 <sub>H</sub> , 003C33 <sub>H</sub>	DLCR1	DLC register 1	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C34 <sub>H</sub> , 003C35 <sub>H</sub>	DLCR2	DLC register 2	R/W	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>	
003C36 <sub>H</sub> , 003C37 <sub>H</sub>	DLCR3	DLC register 3	R/W	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>	

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
003C38 <sub>H</sub> , 003C39 <sub>H</sub>	DLCR4	DLC register 4	R/W	CAN controller	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C3A <sub>H</sub> , 003C3B <sub>H</sub>	DLCR5	DLC register 5	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C3C <sub>H</sub> , 003C3D <sub>H</sub>	DLCR6	DLC register 6	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C3E <sub>H</sub> , 003C3F <sub>H</sub>	DLCR7	DLC register 7	R/W		XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003C40 <sub>H</sub> to 003C47 <sub>H</sub>	DTR0	Data register 0	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C48 <sub>H</sub> to 003C4F <sub>H</sub>	DTR1	Data register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C50 <sub>H</sub> to 003C57 <sub>H</sub>	DTR2	Data register 2	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C58 <sub>H</sub> to 003C5F <sub>H</sub>	DTR3	Data register 3	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C60 <sub>H</sub> to 003C67 <sub>H</sub>	DTR4	Data register 4	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C68 <sub>H</sub> to 003C6F <sub>H</sub>	DTR5	Data register 5	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C70 <sub>H</sub> to 003C77 <sub>H</sub>	DTR6	Data register 6	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C78 <sub>H</sub> to 003C7F <sub>H</sub>	DTR7	Data register 7	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003C80 <sub>H</sub> to 003CFF <sub>H</sub>	(Reserved area) *				
003D00 <sub>H</sub> , 003D01 <sub>H</sub>	CSR	Control status register	R/W, R	CAN controller	0XXXX001 <sub>B</sub> , 00XXX000 <sub>B</sub>
003D02 <sub>H</sub>	LEIR	Last event display register	R/W		000XX000 <sub>B</sub>
003D03 <sub>H</sub>	(Reserved area) *				
003D04 <sub>H</sub> , 003D05 <sub>H</sub>	RTEC	Send/receive error counter	R	CAN controller	00000000 <sub>B</sub> , 00000000 <sub>B</sub>
003D06 <sub>H</sub> , 003D07 <sub>H</sub>	BTR	Bit timing register	R/W		11111111 <sub>B</sub> , X1111111 <sub>B</sub>
003D08 <sub>H</sub>	IDER	IDE register	R/W		XXXXXXXX <sub>B</sub>
003D09 <sub>H</sub>	(Reserved area) *				
003D0A <sub>H</sub>	TRTRR	Send RTR register	R/W	CAN controller	00000000 <sub>B</sub>
003D0B <sub>H</sub>	(Reserved area) *				
003D0C <sub>H</sub>	RFWTR	Remote frame receive wait register	R/W	CAN controller	XXXXXXXX <sub>B</sub>

Address	Register Abbreviation	Register	Read/Write	Resource	Initial Value
003D0D <sub>H</sub>	(Reserved area) *				
003D0E <sub>H</sub>	TIER	Send completion interrupt permission register	R/W	CAN controller	00000000 <sub>B</sub>
003D0F <sub>H</sub>	(Reserved area) *				
003D10 <sub>H</sub> , 003D11 <sub>H</sub>	AMSR	Acceptance mask selection register	R/W	CAN controller	XXXXXXXX <sub>B</sub> , XXXXXXXX <sub>B</sub>
003D12 <sub>H</sub> , 003D13 <sub>H</sub>	(Reserved area) *				
003D14 <sub>H</sub> to 003D17 <sub>H</sub>	AMR0	Acceptance mask register 0	R/W	CAN controller	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003D18 <sub>H</sub> to 003D1B <sub>H</sub>	AMR1	Acceptance mask register 1	R/W		XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
003D1C <sub>H</sub> to 003DFF <sub>H</sub>	(Reserved area) *				
003E00 <sub>H</sub> to 003EFF <sub>H</sub>	(Reserved area) *				
003FF0 <sub>H</sub> to 003FFF <sub>H</sub>	(Reserved area) *				

Initial values:

0: Initial value of this bit is "0."

1: Initial value of this bit is "1."

X: Initial value of this bit is undefined.

\*: "Reserved area" should not be written anything. Result of reading from "Reserved area" is undefined.

## 11. Interrupt Sources, Interrupt Vectors, And Interrupt Control Registers

Interrupt Source	EPOS Readiness	Interrupt Vector			Interrupt Control Register		Priority* <sup>3</sup>
		Number		Address	ICR	Address	
Reset	×	#08	08 <sub>H</sub>	FFFFDC <sub>H</sub>	–	–	High ↑
INT 9 instruction	×	#09	09 <sub>H</sub>	FFFFD8 <sub>H</sub>	–	–	
Exceptional treatment	×	#10	0A <sub>H</sub>	FFFFD4 <sub>H</sub>	–	–	
CAN controller reception completed (RX)	✓	#11	0B <sub>H</sub>	FFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub> * <sup>1</sup>	↓ Low
CAN controller transmission completed (TX) / Node status transition (NS)	✓	#12	0C <sub>H</sub>	FFFFCC <sub>H</sub>			
Reserved	×	#13	0D <sub>H</sub>	FFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>	
Reserved	×	#14	0E <sub>H</sub>	FFFFC4 <sub>H</sub>			
CAN wakeup	Δ	#15	0F <sub>H</sub>	FFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub> * <sup>1</sup>	
Time-base timer	×	#16	10 <sub>H</sub>	FFFFBC <sub>H</sub>			
16-bit reload timer 0	Δ	#17	11 <sub>H</sub>	FFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub> * <sup>1</sup>	
8/10-bit A/D converter	Δ	#18	12 <sub>H</sub>	FFFFB4 <sub>H</sub>			
16-bit free-run timer overflow	Δ	#19	13 <sub>H</sub>	FFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub> * <sup>1</sup>	
Reserved	×	#20	14 <sub>H</sub>	FFFFAC <sub>H</sub>			
Reserved	×	#21	15 <sub>H</sub>	FFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub> * <sup>1</sup>	
PPG timer ch0, ch1 underflow	✓	#22	16 <sub>H</sub>	FFFFA4 <sub>H</sub>			
Input capture 0-input	Δ	#23	17 <sub>H</sub>	FFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub> * <sup>1</sup>	
External interrupt (INT4/INT5)	Δ	#24	18 <sub>H</sub>	FFFF9C <sub>H</sub>			
Input capture 1-input	Δ	#25	19 <sub>H</sub>	FFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub> * <sup>2</sup>	
PPG timer ch2, ch3 underflow	✓	#26	1A <sub>H</sub>	FFFF94 <sub>H</sub>			
External interrupt (INT6/INT7)	Δ	#27	1B <sub>H</sub>	FFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub> * <sup>1</sup>	
Watch timer	Δ	#28	1C <sub>H</sub>	FFFF8C <sub>H</sub>			
Reserved	×	#29	1D <sub>H</sub>	FFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub> * <sup>1</sup>	
Input capture 2-input Input capture 3-input	✓	#30	1E <sub>H</sub>	FFFF84 <sub>H</sub>			
Reserved	×	#31	1F <sub>H</sub>	FFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub> * <sup>1</sup>	
Reserved	×	#32	20 <sub>H</sub>	FFFF7C <sub>H</sub>			
Reserved	×	#33	21 <sub>H</sub>	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub> * <sup>1</sup>	
Reserved	×	#34	22 <sub>H</sub>	FFFF74 <sub>H</sub>			
Reserved	×	#35	23 <sub>H</sub>	FFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub> * <sup>1</sup>	
16-bit reload timer 1	○	#36	24 <sub>H</sub>	FFFF6C <sub>H</sub>			

Interrupt Source	EI <sup>2</sup> OS Readiness	Interrupt Vector			Interrupt Control Register		Priority* <sup>3</sup>
		Number	Address	Address	ICR	Address	
UART1 reception completed	⊙	#37	25 <sub>H</sub>	FFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub> * <sup>1</sup>	High ↑
UART1 transmission completed	Δ	#38	26 <sub>H</sub>	FFFF64 <sub>H</sub>			
Reserved	×	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub> * <sup>1</sup>	
Reserved	×	#40	28 <sub>H</sub>	FFFF5C <sub>H</sub>			
Flash memory	×	#41	29 <sub>H</sub>	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub> * <sup>1</sup>	↓ Low
Delay interrupt generation module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>			

○ : Available

× : Unavailable

⊙ : Available EI<sup>2</sup>OS function is provided.

Δ: Available when a cause of interrupt sharing a same ICR is not used.

- \*1:
- Peripheral functions sharing an ICR register have the same interrupt level.
  - If peripheral functions share an ICR register, only one function is available when using expanded intelligent I/O service.
  - If peripheral functions share an ICR register, a function using expanded intelligent I/O service does not allow interrupt by another function.

\*2: Input capture 1 corresponds to EI<sup>2</sup>OS, however, PPG does not. When using EI<sup>2</sup>OS by input capture 1, interrupt should be disabled for PPG.

\*3: Priority when two or more interrupts of a same level occur simultaneously.

## 12. Peripheral Resources

### 12.1 I/O Ports

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). The MB60385 series model is provided with 5 ports (34 inputs). The ports function as input/output pins for peripheral functions also.

#### I/O Port Functions


An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following summarizes functions of the ports and sharing peripheral functions:

- Port 1: General-purpose input/output port, used also for PPG timer output and input capture inputs.
- Port 2: General-purpose input/output port, used also for reload timer input/output and external interrupt input.
- Port 3: General-purpose input/output port, used also for A/D converter activation trigger pin.
- Port 4: General-purpose input/output port, used also for UART input/output and CAN controller send/receive pin.
- Port 5: General-purpose input/output port, used also analog input pin.



**Port 1 Pins Block Diagram (single-chip mode)**




**Port 1 Registers (single-chip mode)**

- Port 1 registers include port 1 data register (PDR1) and port 1 direction register (DDR1).
- The bits configuring the register correspond to port 1 pins on a one-to-one basis.

**Relation between Port 1 Registers and Pins**

Port Name	Bits of Register and Corresponding Pins								
Port 1	PDR1, DDR1	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	Corresponding pins	P17	P16	P15	P14	P13	P12	P11	P10

**Port 2 Pins Block Diagram (general-purpose input/output port)**



**Port 2 Registers**

- Port 2 registers include port 2 data register (PDR2) and port 2 direction register (DDR2).
- The bits configuring the register correspond to port 2 pins on a one-to-one basis.

**Relation between Port 2 Registers and Pins**

Port Name	Bits of Register and Corresponding Pins								
	PDR2,DDR2	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Port 2	Corresponding pins	P27	P26	P25	P24	P23	P22	P21	P20