



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## F<sup>2</sup>MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller

The MB90595G series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F<sup>2</sup>MC-16LX CPU core inherits an AT architecture of the F<sup>2</sup>MC\* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

### Features

- Clock
  - Embedded PLL clock multiplication circuit
  - Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).
  - Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, V<sub>CC</sub> of 5.0 V)
- Instruction set to optimize controller applications
  - Rich data types (bit, byte, word, long word)
  - Rich addressing mode (23 types)
  - Enhanced signed multiplication/division instruction and RETI instruction functions
  - Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C language) and multi-task operations
  - Adoption of system stack pointer
  - Enhanced pointer indirect instructions
  - Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
  - Extended intelligent I/O service function (EI<sup>2</sup>OS): Up to 10 channels
- Embedded ROM size and types
  - Mask ROM: 128 Kbytes
  - Flash ROM: 128 Kbytes
  - Embedded RAM size: 4 Kbytes (MB90595G: 6 Kbytes)
- Flash ROM
  - Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands
  - A flag indicating completion of the algorithm
  - Hard-wired reset vector available in order to point to a fixed boot sector
  - Erase can be performed on each block
  - Block protection with external programming voltage
- Low-power consumption (stand-by) mode
  - Sleep mode (mode in which CPU operating clock is stopped)
  - Stop mode (mode in which oscillation is stopped)
- CPU intermittent operation mode
- Hardware stand-by mode
- Process: 0.5 μm CMOS technology
- I/O port
  - General-purpose I/O ports: 78 ports
  - Push-pull output and Schmitt trigger input.
  - Programmable on each bit as I/O or signal for peripherals.
- Timer
  - Watchdog timer: 1 channel
  - 8/16-bit PPG timer: 8/16-bit × 6 channels
  - 16-bit re-load timer: 2 channels
- 16-bit I/O timer
  - 16-bit Free-run timer: 1 channel
  - Input capture: 4 channels
  - Output compare: 4 channels
- Extended I/O serial interface: 1 channel
- UART0
  - With full-duplex double buffer (8-bit length)
  - Clock asynchronous or clock synchronized (with start/stop bit) transmission can be selectively used.
- UART1 (SCI)
  - With full-duplex double buffer (8-bit length)
  - Clock asynchronous or clock synchronized serial transmission (I/O extended transmission) can be selectively used.
- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels)
  - A module for starting an extended intelligent I/O service (EI<sup>2</sup>OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
  - 8/10-bit resolution can be selectively used.
  - Starting by an external trigger input.
- FULL-CAN interface: 1 channel
  - Conforming to Version 2.0 Part A and Part B
  - Flexible message buffering (mailbox and FIFO buffering can be mixed)
- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes

**Contents**

<b>Product Lineup</b> .....	<b>3</b>	<b>Electrical Characteristics</b> .....	<b>31</b>
<b>Pin Assignment</b> .....	<b>5</b>	Absolute Maximum Ratings .....	31
<b>Pin Description</b> .....	<b>6</b>	Recommended Conditions .....	33
<b>I/O Circuit Type</b> .....	<b>8</b>	DC Characteristics .....	33
<b>Handling Devices</b> .....	<b>11</b>	AC Characteristics .....	35
<b>Block Diagram</b> .....	<b>14</b>	A/D Converter .....	42
<b>Memory Space</b> .....	<b>15</b>	A/D Converter Glossary .....	44
<b>I/O Map</b> .....	<b>16</b>	Notes on Using A/D Converter .....	45
<b>Can Controller</b> .....	<b>23</b>	Flash memory .....	46
List of Control Registers .....	23	<b>Example Characteristics</b> .....	<b>47</b>
List of Message Buffers (ID Registers) .....	24	<b>Ordering Information</b> .....	<b>49</b>
List of Message Buffers (DLC Registers and		<b>Package Dimensions</b> .....	<b>49</b>
Data Registers) .....	27	<b>Major Changes</b> .....	<b>50</b>
<b>Interrupt Source, Interrupt Vector, and Interrupt</b>			
<b>Control Register</b> .....	<b>29</b>		

## 1. Product Lineup

Features		MB90598G	MB90F598G	MB90V595G
Classification		Mask ROM product	Flash ROM product	Evaluation product
ROM size		128 Kbytes	128 Kbytes Boot block Hard-wired reset vector	None
RAM size		4 Kbytes	4 Kbytes	6 Kbytes
Emulator-specific power supply *1		—		None
CPU functions		The number of instructions: 351 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock frequency of 16 MHz) Interrupt processing time: 1.5 $\mu$ s (at machine clock frequency of 16 MHz, minimum value)		
UART0		Clock synchronized transmission (500 K/1 M/2 Mbps) Clock asynchronous transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave connection.		
UART1(SCI)		Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps) Clock asynchronous transmission (1202/2404/4808/9615/31250 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.		
8/10-bit A/D converter		Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel once only) Scan conversion mode (converts two or more successive channels and can program up to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)		
8/16-bit PPG timers (6 channels)		Number of channels: 6 (8/16-bit $\times$ 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ ( $f_{sys}$ = system clock frequency) 128 $\mu$ s ( $f_{osc}$ = 4MHz: oscillation clock frequency)		
16-bit Reload timer		Number of channels: 2 Operation clock frequency: $f_{sys}/2^1$ , $f_{sys}/2^3$ , $f_{sys}/2^5$ ( $f_{sys}$ = System clock frequency) Supports External Event Count function		
16-bit I/O timer	16-bit Output compares	Number of channels: 4 Pin input factor: A match signal of compare register		
	Input captures	Number of channels: 4 Rewriting a register value upon a pin input (rising, falling, or both edges)		

Features	MB90598G	MB90F598G	MB90V595G
CAN Interface	Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 ≥ RSJW		
Stepping motor controller (4 channels)	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel		
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.		
Serial IO	Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first		
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)		
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics, Inc.		
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by		
Process	CMOS		
Power supply voltage for operation*2	+5 V±10 %		
Package	QFP-100		PGA-256

\*1: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*2: Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")



### 3. Pin Description




Pin no.	Pin name	Circuit type	Function
82	X0	A	Oscillator pin
83	X1		
77	$\overline{\text{RST}}$	B	Reset input
52	$\overline{\text{HST}}$	C	Hardware standby input
85 to 88	P00 to P03	G	General purpose IO
	IN0 to IN3		Inputs for the Input Captures
89 to 92	P04 to P07	G	General purpose IO
	OUT0 to OUT3		Outputs for the Output Compares.
93 to 98	P10 to P15	D	General purpose IO
	PPG0 to PPG5		Outputs for the Programmable Pulse Generators
99	P16	D	General purpose IO
	TIN1		TIN input for the 16-bit Reload Timer 1
100	P17	D	General purpose IO
	TOT1		TOT output for the 16-bit Reload Timer 1
1 to 8	P20 to P27	G	General purpose IO
9 to 10	P30 to P31	G	General purpose IO
12 to 16	P32 to P36	G	General purpose IO
17	P37	D	General purpose IO
18	P40	G	General purpose IO
	SOT0		SOT output for UART 0
19	P41	G	General purpose IO
	SCK0		SCK input/output for UART 0
20	P42	G	General purpose IO
	SIN0		SIN input for UART 0
21	P43	G	General purpose IO
	SIN1		SIN input for UART 1
22	P44	G	General purpose IO
	SCK1		SCK input/output for UART 1
24	P45	G	General purpose IO
	SOT1		SOT output for UART 1
25	P46	G	General purpose IO
	SOT2		SOT output for the Serial IO
26	P47	G	General purpose IO
	SCK2		SCK input/output for the Serial IO



Pin no.	Pin name	Circuit type	Function
28	P50	D	General purpose IO
	SIN2		SIN Input for the Serial IO
29 to 32	P51 to P54	D	General purpose IO
	INT4 to INT7		External interrupt input for INT4 to INT7
33	P55	D	General purpose IO
	ADTG		Input for the external trigger of the A/D Converter
38 to 41	P60 to P63	E	General purpose IO
	AN0 to AN3		Inputs for the A/D Converter
43 to 46	P64 to P67	E	General purpose IO
	AN4 to AN7		Inputs for the A/D Converter
47	P56	D	General purpose IO
	TIN0		TIN input for the 16-bit Reload Timer 0
48	P57	D	General purpose IO
	TOT0		TOT output for the 16-bit Reload Timer 0
54 to 57	P70 to P73	F	General purpose IO
	PWM1P0 PWM1M0 PWM2P0 PWM2M0		Output for Stepper Motor Controller channel 0
59 to 62	P74 to P77	F	General purpose IO
	PWM1P1 PWM1M1 PWM2P1 PWM2M1		Output for Stepper Motor Controller channel 1
64 to 67	P80 to P83	F	General purpose IO
	PWM1P2 PWM1M2 PWM2P2 PWM2M2		Output for Stepper Motor Controller channel 2
69 to 72	P84 to P87	F	General purpose IO
	PWM1P3 PWM1M3 PWM2P3 PWM2M3		Output for Stepper Motor Controller channel 3
74	P90	D	General purpose IO
	TX		TX output for CAN Interface
75	P91	D	General purpose IO
	RX		RX input for CAN Interface






Pin no.	Pin name	Circuit type	Function
76	P92	D	General purpose IO
	INT0		External interrupt input for INT0
78 to 80	P93 to P95	D	General purpose IO
	INT1 to INT3		External interrupt input for INT1 to INT3
58, 68	DV <sub>CC</sub>	—	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53, 63, 73	DV <sub>SS</sub>	—	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AV <sub>CC</sub>	Power supply	Dedicated power supply pin for the A/D Converter
37	AV <sub>SS</sub>	Power supply	Dedicated ground pin for the A/D Converter
35	AVRH	Power supply	Upper reference voltage input for the A/D Converter
36	AVRL	Power supply	Lower reference voltage input for the A/D Converter
49, 50	MD0 MD1	C	Operating mode selection input pins. These pins should be connected to V <sub>CC</sub> or V <sub>SS</sub> .
51	MD2	H	Operating mode selection input pin. This pin should be connected to V <sub>CC</sub> or V <sub>SS</sub> .
27	C	—	External capacitor pin. A capacitor of 0.1μF should be connected to this pin and V <sub>SS</sub> .
23, 84	V <sub>CC</sub>	Power supply	Power supply pins (5.0 V).
11, 42, 81	V <sub>SS</sub>	Power supply	Ground pins (0.0 V).

#### 4. I/O Circuit Type

Circuit Type	Circuit	Remarks
A	 <p>Hard, Soft Standby control</p>	<ul style="list-style-type: none"> <li>■ Oscillation feedback resistor: 1 MΩ approx.</li> </ul>
B		<ul style="list-style-type: none"> <li>■ Hysteresis input with pull-up Resistor: 50 kΩ approx.</li> </ul>
C		<ul style="list-style-type: none"> <li>■ Hysteresis input</li> </ul>

Circuit Type	Circuit	Remarks
D		<ul style="list-style-type: none"> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> </ul>
E		<ul style="list-style-type: none"> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> <li>■ Analog input</li> </ul>

(Continued)

Circuit Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>■ CMOS high current output</li> <li>■ CMOS Hysteresis input</li> </ul>
G		<ul style="list-style-type: none"> <li>■ CMOS output</li> <li>■ CMOS Hysteresis input</li> <li>■ TTL input (MB90F598G, only in Flash mode)</li> </ul>
H		<ul style="list-style-type: none"> <li>■ Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G)</li> </ul>

## 5. Handling Devices

### (1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when a voltage exceeding  $V_{CC}$  or a voltage below  $V_{SS}$  is applied to input or output pins or a voltage exceeding the rating is applied across  $V_{CC}$  and  $V_{SS}$ .

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage ( $AV_{CC}$ ,  $AVRH$ ,  $DV_{CC}$ ) and analog input voltages not exceed the digital voltage ( $V_{CC}$ ).


### (2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k $\Omega$  resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

### (3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




### (4) Power supply pins ( $V_{CC}/V_{SS}$ )

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect  $V_{CC}$  and  $V_{SS}$  pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  pins near the device.



**(5) Pull-up/down resistors**

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

**(6) Crystal Oscillator Circuit**

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

**(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs**

Make sure to turn on the A/D converter power supply (AV<sub>CC</sub>, AVR<sub>H</sub>, AVR<sub>L</sub>) and analog inputs (AN0 to AN7) after turning-on the digital power supply (V<sub>CC</sub>).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVR<sub>H</sub> or AV<sub>CC</sub> (turning on/off the analog and digital power supplies simultaneously is acceptable).

**(8) Connection of Unused Pins of A/D Converter**

Connect unused pins of A/D converter to AV<sub>CC</sub> = V<sub>CC</sub>, AV<sub>SS</sub> = AVR<sub>H</sub> = DV<sub>CC</sub> = V<sub>SS</sub>.

**(9) N.C. Pin**

The N.C. (internally connected) pin must be opened for use.


**(10) Notes on Energization**


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μs or more (0.2 V to 2.7 V).

**(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)**

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If  $\overline{\text{RST}}$  pin is “H”, the outputs become indeterminate.
  - If  $\overline{\text{RST}}$  pin is “L”, the outputs become high-impedance.
- Pay attention to the port output timing shown as follows.





**(12) Initialization**

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

**(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions**

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB, ADB, USB, SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.


**(14) Using REALOS**

The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.

**(15) Caution on Operations during PLL Clock Mode**

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.


**6. Block Diagram**



## 7. Memory Space

The memory space of the MB90595G Series is shown below

**Figure 1. Memory space map**



Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000<sub>H</sub>, the contents of the ROM at FFC000<sub>H</sub> are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> looks, therefore, as if it were the image for 004000<sub>H</sub> to 00FFFF<sub>H</sub>. Thus, it is recommended that the ROM data table be stored in the area of FF4000<sub>H</sub> to FFFFFFF<sub>H</sub>.



**8. I/O Map**

Address	Register	Abbreviation	Access	Peripheral	Initial value
00H	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX <sub>B</sub>
01H	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX <sub>B</sub>
02H	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
03H	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX <sub>B</sub>
04H	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
05H	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
06H	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
07H	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXX <sub>B</sub>
08H	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
09H	Port 9 Data Register	PDR9	R/W	Port 9	__XXXXX <sub>B</sub>
0AH to 0FH	Reserved				
10H	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 <sub>B</sub>
11H	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 <sub>B</sub>
12H	Port 2 Direction Register	DDR2	R/W	Port 2	00000000 <sub>B</sub>
13H	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 <sub>B</sub>
14H	Port 4 Direction Register	DDR4	R/W	Port 4	00000000 <sub>B</sub>
15H	Port 5 Direction Register	DDR5	R/W	Port 5	00000000 <sub>B</sub>
16H	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 <sub>B</sub>
17H	Port 7 Direction Register	DDR7	R/W	Port 7	00000000 <sub>B</sub>
18H	Port 8 Direction Register	DDR8	R/W	Port 8	00000000 <sub>B</sub>
19H	Port 9 Direction Register	DDR9	R/W	Port 9	__000000 <sub>B</sub>
1AH	Reserved				
1BH	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111 <sub>B</sub>
1CH to 1FH	Reserved				
20H	Serial Mode Control Register 0	UMC0	R/W	UART0	00000100 <sub>B</sub>
21H	Serial status Register 0	USR0	R/W		00010000 <sub>B</sub>
22H	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W		XXXXXXXX <sub>B</sub>
23H	Rate and Data Register 0	URD0	R/W		0000000X <sub>B</sub>
24H	Serial Mode Register 1	SMR1	R/W	UART1	00000000 <sub>B</sub>
25H	Serial Control Register 1	SCR1	R/W		00000100 <sub>B</sub>
26H	Serial Input/Output Data Register 1	SIDR1/SODR1	R/W		XXXXXXXX <sub>B</sub>
27H	Serial Status Register 1	SSR1	R/W		00001_00 <sub>B</sub>
28H	UART1 Prescaler Control Register	U1CDCR	R/W		0___1111 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
29 <sub>H</sub> to 2A <sub>H</sub>	Reserved				
2B <sub>H</sub>	Serial IO Prescaler	SCDCR	R/W	Serial IO	0 ___ 1 1 1 1 <sub>B</sub>
2C <sub>H</sub>	Serial Mode Control Register (low-order)	SMCS	R/W		___ 0 0 0 0 <sub>B</sub>
2D <sub>H</sub>	Serial Mode Control Register (high-order)	SMCS	R/W		0 0 0 0 0 1 0 <sub>B</sub>
2E <sub>H</sub>	Serial Data Register	SDR	R/W		XXXXXXXX <sub>B</sub>
2F <sub>H</sub>	Edge Selector	SES	R/W		___ 0 <sub>B</sub>
30 <sub>H</sub>	External Interrupt Enable Register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 <sub>B</sub>
31 <sub>H</sub>	External Interrupt Request Register	EIRR	R/W		XXXXXXXX <sub>B</sub>
32 <sub>H</sub>	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 <sub>B</sub>
33 <sub>H</sub>	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 <sub>B</sub>
34 <sub>H</sub>	A/D Control Status Register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 <sub>B</sub>
35 <sub>H</sub>	A/D Control Status Register 1	ADCS1	R/W		0 0 0 0 0 0 0 <sub>B</sub>
36 <sub>H</sub>	A/D Data Register 0	ADCR0	R		XXXXXXXX <sub>B</sub>
37 <sub>H</sub>	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 _ XX <sub>B</sub>
38 <sub>H</sub>	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0 _ 0 0 0 _ 1 <sub>B</sub>
39 <sub>H</sub>	PPG1 Operation Mode Control Register	PPGC1	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
3A <sub>H</sub>	PPG0, 1 Output Pin Control Register	PPG01	R/W		0 0 0 0 0 0 _ _ <sub>B</sub>
3B <sub>H</sub>	Reserved				
3C <sub>H</sub>	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0 _ 0 0 0 _ 1 <sub>B</sub>
3D <sub>H</sub>	PPG3 Operation Mode Control Register	PPGC3	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
3E <sub>H</sub>	PPG2, 3 Output Pin Control Register	PPG23	R/W		0 0 0 0 0 0 _ _ <sub>B</sub>
3F <sub>H</sub>	Reserved				
40 <sub>H</sub>	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0 _ 0 0 0 _ 1 <sub>B</sub>
41 <sub>H</sub>	PPG5 Operation Mode Control Register	PPGC5	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
42 <sub>H</sub>	PPG4, 5 Output Pin Control Register	PPG45	R/W		0 0 0 0 0 0 _ _ <sub>B</sub>
43 <sub>H</sub>	Reserved				
44 <sub>H</sub>	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0 _ 0 0 0 _ 1 <sub>B</sub>
45 <sub>H</sub>	PPG7 Operation Mode Control Register	PPGC7	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
46 <sub>H</sub>	PPG6, 7 Output Pin Control Register	PPG67	R/W		0 0 0 0 0 0 _ _ <sub>B</sub>
47 <sub>H</sub>	Reserved				
48 <sub>H</sub>	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable Pulse Generator 8/9	0 _ 0 0 0 _ 1 <sub>B</sub>
49 <sub>H</sub>	PPG9 Operation Mode Control Register	PPGC9	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
4A <sub>H</sub>	PPG8, 9 Output Pin Control Register	PPG89	R/W		0 0 0 0 0 0 _ _ <sub>B</sub>
4B <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
4C <sub>H</sub>	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit Programmable Pulse Generator A/B	0_000__1 <sub>B</sub>
4D <sub>H</sub>	PPGB Operation Mode Control Register	PPGCB	R/W		0_000001 <sub>B</sub>
4E <sub>H</sub>	PPGA, B Output Pin Control Register	PPGAB	R/W		000000__ <sub>B</sub>
4F <sub>H</sub>	Reserved				
50 <sub>H</sub>	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	00000000 <sub>B</sub>
51 <sub>H</sub>	Timer Control Status Register 0	TMCSR0	R/W		____0000 <sub>B</sub>
52 <sub>H</sub>	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXXX <sub>B</sub>
53 <sub>H</sub>	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXXX <sub>B</sub>
54 <sub>H</sub>	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	00000000 <sub>B</sub>
55 <sub>H</sub>	Timer Control Status Register 1	TMCSR1	R/W		____0000 <sub>B</sub>
56 <sub>H</sub>	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXXX <sub>B</sub>
57 <sub>H</sub>	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXXX <sub>B</sub>
58 <sub>H</sub>	Output Compare Control Status Register 0	OCS0	R/W	Output Compare 0/1	0000__00 <sub>B</sub>
59 <sub>H</sub>	Output Compare Control Status Register 1	OCS1	R/W		__000000 <sub>B</sub>
5A <sub>H</sub>	Output Compare Control Status Register 2	OCS2	R/W	Output Compare 2/3	0000__00 <sub>B</sub>
5B <sub>H</sub>	Output Compare Control Status Register 3	OCS3	R/W		__000000 <sub>B</sub>
5C <sub>H</sub>	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	00000000 <sub>B</sub>
5D <sub>H</sub>	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	00000000 <sub>B</sub>
5E <sub>H</sub>	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	00000__0 <sub>B</sub>
5F <sub>H</sub>	Reserved				
60 <sub>H</sub>	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	00000__0 <sub>B</sub>
61 <sub>H</sub>	Reserved				
62 <sub>H</sub>	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	00000__0 <sub>B</sub>
63 <sub>H</sub>	Reserved				
64 <sub>H</sub>	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	00000__0 <sub>B</sub>
65 <sub>H</sub>	Reserved				
66 <sub>H</sub>	Timer Data Register (low-order)	TCDT	R/W	16-bit Free-run Timer	00000000 <sub>B</sub>
67 <sub>H</sub>	Timer Data Register (high-order)	TCDT	R/W		00000000 <sub>B</sub>
68 <sub>H</sub>	Timer Control Status Register	TCCS	R/W		00000000 <sub>B</sub>
69 <sub>H</sub> to 6E <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
6F <sub>H</sub>	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	_____1 <sub>B</sub>
70 <sub>H</sub>	PWM1 Compare Register 0	PWC10	R/W	Stepping Motor Controller 0	XXXXXXXX <sub>B</sub>
71 <sub>H</sub>	PWM2 Compare Register 0	PWC20	R/W		XXXXXXXX <sub>B</sub>
72 <sub>H</sub>	PWM1 Select Register 0	PWS10	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>
73 <sub>H</sub>	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 <sub>B</sub>
74 <sub>H</sub>	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXX <sub>B</sub>
75 <sub>H</sub>	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor Controller 1	XXXXXXXX <sub>B</sub>
76 <sub>H</sub>	PWM1 Select Register 1	PWS11	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>
77 <sub>H</sub>	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 <sub>B</sub>
78 <sub>H</sub>	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXX <sub>B</sub>
79 <sub>H</sub>	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor Controller 2	XXXXXXXX <sub>B</sub>
7A <sub>H</sub>	PWM1 Select Register 2	PWS12	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>
7B <sub>H</sub>	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 <sub>B</sub>
7C <sub>H</sub>	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXX <sub>B</sub>
7D <sub>H</sub>	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor Controller 3	XXXXXXXX <sub>B</sub>
7E <sub>H</sub>	PWM1 Select Register 3	PWS13	R/W		_ _ 0 0 0 0 0 0 <sub>B</sub>
7F <sub>H</sub>	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 <sub>B</sub>
80 <sub>H</sub> to 8F <sub>H</sub>	CAN Controller. Refer to section about CAN Controller				
90 <sub>H</sub> to 9D <sub>H</sub>	Reserved				
9E <sub>H</sub>	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 <sub>B</sub>
9F <sub>H</sub>	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	_____0 <sub>B</sub>
A0 <sub>H</sub>	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 <sub>B</sub>
A1 <sub>H</sub>	Clock Selection Register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 <sub>B</sub>
A2 <sub>H</sub> to A7 <sub>H</sub>	Reserved				
A8 <sub>H</sub>	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>
A9 <sub>H</sub>	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	1 _ _ 0 0 1 0 0 <sub>B</sub>
AA <sub>H</sub> to AD <sub>H</sub>	Reserved				
AE <sub>H</sub>	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>
AF <sub>H</sub>	Reserved				

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt Control Register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt Control Register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt Control Register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt Control Register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt Control Register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt Control Register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	Reserved				
1900 <sub>H</sub>	Reload Register L	PRL0	R/W	16-bit Programmable Pulse Generator 0/1	XXXXXXXX <sub>B</sub>
1901 <sub>H</sub>	Reload Register H	PRLH0	R/W		XXXXXXXX <sub>B</sub>
1902 <sub>H</sub>	Reload Register L	PRL1	R/W		XXXXXXXX <sub>B</sub>
1903 <sub>H</sub>	Reload Register H	PRLH1	R/W		XXXXXXXX <sub>B</sub>
1904 <sub>H</sub>	Reload Register L	PRL2	R/W	16-bit Programmable Pulse Generator 2/3	XXXXXXXX <sub>B</sub>
1905 <sub>H</sub>	Reload Register H	PRLH2	R/W		XXXXXXXX <sub>B</sub>
1906 <sub>H</sub>	Reload Register L	PRL3	R/W		XXXXXXXX <sub>B</sub>
1907 <sub>H</sub>	Reload Register H	PRLH3	R/W		XXXXXXXX <sub>B</sub>
1908 <sub>H</sub>	Reload Register L	PRL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX <sub>B</sub>
1909 <sub>H</sub>	Reload Register H	PRLH4	R/W		XXXXXXXX <sub>B</sub>
190A <sub>H</sub>	Reload Register L	PRL5	R/W		XXXXXXXX <sub>B</sub>
190B <sub>H</sub>	Reload Register H	PRLH5	R/W		XXXXXXXX <sub>B</sub>
190C <sub>H</sub>	Reload Register L	PRL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXX <sub>B</sub>
190D <sub>H</sub>	Reload Register H	PRLH6	R/W		XXXXXXXX <sub>B</sub>
190E <sub>H</sub>	Reload Register L	PRL7	R/W		XXXXXXXX <sub>B</sub>
190F <sub>H</sub>	Reload Register H	PRLH7	R/W		XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
1910 <sub>H</sub>	Reload Register L	PRL8	R/W	16-bit Programmable Pulse Generator 8/9	XXXXXXXX <sub>B</sub>
1911 <sub>H</sub>	Reload Register H	PRLH8	R/W		XXXXXXXX <sub>B</sub>
1912 <sub>H</sub>	Reload Register L	PRL9	R/W		XXXXXXXX <sub>B</sub>
1913 <sub>H</sub>	Reload Register H	PRLH9	R/W		XXXXXXXX <sub>B</sub>
1914 <sub>H</sub>	Reload Register L	PRLA	R/W	16-bit Programmable Pulse Generator A/B	XXXXXXXX <sub>B</sub>
1915 <sub>H</sub>	Reload Register H	PRLHA	R/W		XXXXXXXX <sub>B</sub>
1916 <sub>H</sub>	Reload Register L	PRLB	R/W	16-bit Programmable Pulse Generator A/B	XXXXXXXX <sub>B</sub>
1917 <sub>H</sub>	Reload Register H	PRLHB	R/W		XXXXXXXX <sub>B</sub>
1918 <sub>H</sub> to 191F <sub>H</sub>	Reserved				
1920 <sub>H</sub>	Input Capture Register 0 (low-order)	IPCP0	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
1921 <sub>H</sub>	Input Capture Register 0 (high-order)	IPCP0	R		XXXXXXXX <sub>B</sub>
1922 <sub>H</sub>	Input Capture Register 1 (low-order)	IPCP1	R		XXXXXXXX <sub>B</sub>
1923 <sub>H</sub>	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXX <sub>B</sub>
1924 <sub>H</sub>	Input Capture Register 2 (low-order)	IPCP2	R	Input Capture 2/3	XXXXXXXX <sub>B</sub>
1925 <sub>H</sub>	Input Capture Register 2 (high-order)	IPCP2	R		XXXXXXXX <sub>B</sub>
1926 <sub>H</sub>	Input Capture Register 3 (low-order)	IPCP3	R		XXXXXXXX <sub>B</sub>
1927 <sub>H</sub>	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXX <sub>B</sub>
1928 <sub>H</sub>	Output Compare Register 0 (low-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
1929 <sub>H</sub>	Output Compare Register 0 (high-order)	OCCP0	R/W		XXXXXXXX <sub>B</sub>
192A <sub>H</sub>	Output Compare Register 1 (low-order)	OCCP1	R/W		XXXXXXXX <sub>B</sub>
192B <sub>H</sub>	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXX <sub>B</sub>

*(Continued)*

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
192C <sub>H</sub>	Output Compare Register 2 (low-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
192D <sub>H</sub>	Output Compare Register 2 (high-order)	OCCP2	R/W		XXXXXXXX <sub>B</sub>
192E <sub>H</sub>	Output Compare Register 3 (low-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>
192F <sub>H</sub>	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>
1930 <sub>H</sub> to 19FF <sub>H</sub>	Reserved				
1A00 <sub>H</sub> to 1AFF <sub>H</sub>	CAN Controller. Refer to section about CAN Controller				
1B00 <sub>H</sub> to 1BFF <sub>H</sub>	CAN Controller. Refer to section about CAN Controller				
1C00 <sub>H</sub> to 1EFF <sub>H</sub>	Reserved				
1FF0 <sub>H</sub>	Program Address Detection Register 0 (low-order)	PADR0	R/W	Address Match Detection Function	XXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program Address Detection Register 0 (middle-order)				XXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program Address Detection Register 0 (high-order)				XXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program Address Detection Register 1 (low-order)	PADR1	R/W		XXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program Address Detection Register 1 (middle-order)				XXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program Address Detection Register 1 (high-order)				XXXXXXXX <sub>B</sub>
1FF6 <sub>H</sub> to 1FFF <sub>H</sub>	Reserved				

**■ Description for Read/Write**

R/W : Readable/writable

R : Read only

W : Write only

**■ Description of initial value**

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

\_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.

## 9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

### 9.1 List of Control Registers

Address	Register	Abbreviation	Access	Initial Value
000080 <sub>H</sub>	Message buffer valid register	BVALR	R/W	00000000 00000000 <sub>B</sub>
000081 <sub>H</sub>				
000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 00000000 <sub>B</sub>
000083 <sub>H</sub>				
000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 00000000 <sub>B</sub>
000085 <sub>H</sub>				
000086 <sub>H</sub>	Transmit complete register	TCR	R/W	00000000 00000000 <sub>B</sub>
000087 <sub>H</sub>				
000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 00000000 <sub>B</sub>
000089 <sub>H</sub>				
00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 00000000 <sub>B</sub>
00008B <sub>H</sub>				
00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 00000000 <sub>B</sub>
00008D <sub>H</sub>				
00008E <sub>H</sub>	Receive interrupt enable register	RIER	R/W	00000000 00000000 <sub>B</sub>
00008F <sub>H</sub>				
001B00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 0----0-1 <sub>B</sub>
001B01 <sub>H</sub>				
001B02 <sub>H</sub>	Last event indicator register	LEIR	R/W	----- 000-0000 <sub>B</sub>
001B03 <sub>H</sub>				
001B04 <sub>H</sub>	Receive/transmit error counter	RTEC	R	00000000 00000000 <sub>B</sub>
001B05 <sub>H</sub>				
001B06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 11111111 <sub>B</sub>
001B07 <sub>H</sub>				

(Continued)



(Continued)

Address	Register	Abbreviation	Access	Initial Value
001B08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001B09 <sub>H</sub>				
001B0A <sub>H</sub>	Transmit RTR register	TRTRR	R/W	00000000 00000000 <sub>B</sub>
001B0B <sub>H</sub>				
001B0C <sub>H</sub>	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001B0D <sub>H</sub>				
001B0E <sub>H</sub>	Transmit interrupt enable register	TIER	R/W	00000000 00000000 <sub>B</sub>
001B0F <sub>H</sub>				
001B10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001B11 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001B12 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001B13 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001B14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001B15 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001B16 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001B17 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001B18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001B19 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001B1A <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001B1B <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>

## 9.2 List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
001A00 <sub>H</sub> to 001A1F <sub>H</sub>	General-purpose RAM	--	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001A20 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A21 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001A22 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001A23 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001A24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A25 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001A26 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001A27 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001A28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A29 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001A2A <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001A2B <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>

Address	Register	Abbreviation	Access	Initial Value
001A2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A2D <sub>H</sub>				XXXXXXXX-- XXXXXXXX <sub>B</sub>
001A2E <sub>H</sub>				
001A2F <sub>H</sub>				
001A30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A31 <sub>H</sub>				XXXXXXXX-- XXXXXXXX <sub>B</sub>
001A32 <sub>H</sub>				
001A33 <sub>H</sub>				
001A34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A35 <sub>H</sub>				XXXXXXXX-- XXXXXXXX <sub>B</sub>
001A36 <sub>H</sub>				
001A37 <sub>H</sub>				
001A38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A39 <sub>H</sub>				XXXXXXXX-- XXXXXXXX <sub>B</sub>
001A3A <sub>H</sub>				
001A3B <sub>H</sub>				
001A3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001A3D <sub>H</sub>				XXXXXXXX-- XXXXXXXX <sub>B</sub>
001A3E <sub>H</sub>				
001A3F <sub>H</sub>				

(Continued)