imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MB90598G/F598G/V595G

F²MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller

The MB90595G series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F²MC-16LX CPU core inherits an AT architecture of the F²MC* family with additional instruction sets for highlevel languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

Features

Clock

Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).

Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, Vcc of 5.0 V)

- Instruction set to optimize controller applications Rich data types (bit, byte, word, long word) Rich addressing mode (23 types) Enhanced signed multiplication/division instruction and RETI instruction functions Enhanced precision calculation realized by the 32-bit accumulator
- Instruction set designed for high level language (C language) and multi-task operations
 Adoption of system stack pointer
 Enhanced pointer indirect instructions
 Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation
 Extended intelligent I/O service function (El²OS): Up to 10

 channels
 Embedded ROM size and types Mask ROM: 128 Kbytes

Flash ROM: 128 Kbytes Embedded RAM size: 4 Kbytes (MB90595G: 6 Kbytes)

Flash ROM

Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector Erase can be performed on each block

Block protection with external programming voltage

Low-power consumption (stand-by) mode
 Sleep mode (mode in which CPU operating clock is stopped)
 Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode Hardware stand-by mode

- Process: 0.5 µm CMOS technology
- I/O port General-purpose I/O ports: 78 ports Push-pull output and Schmitt trigger input. Programmable on each bit as I/O or signal for peripherals.
- Timer
 Watchdog timer: 1 channel
 8/16-bit PPG timer: 8/16-bit × 6 channels
 16-bit re-load timer: 2 channels
- 16-bit I/O timer
 16-bit Free-run timer: 1 channel
 Input capture: 4 channels
 Output compare: 4 channels
- Extended I/O serial interface: 1 channel
- UART0

With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

- UART1 (SCI)
 With full-duplex double buffer (8-bit length)
 Clock asynchronized or clock synchronized serial transmission
 (I/O extended transmission) can be selectively used.
- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels) Amodule for starting an extended intelligent I/O service (EI²OS) and generating an external interrupt which is triggered by an external input.
- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
 8/10-bit resolution can be selectively used.
 Starting by an external trigger input.
- FULL-CAN interface: 1 channel Conforming to Version 2.0 Part A and Part B Flexible message buffering (mailbox and FIFO buffering can be mixed)
- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes

Cypress Semiconductor Corporation Document Number: 002-07700 Rev. *A 198 Champion Court • San

San Jose, CA 95134-1709 • 408-943-2600 Revised November 30, 2016



MB90595G Series

Contents

Product Lineup	3
Pin Assignment	5
Pin Description	6
I/O Circuit Type	8
Handling Devices	11
Block Diagram	14
Memory Space	15
I/O Мар	16
Can Controller	23
List of Control Registers	23
List of Message Buffers (ID Registers)	24
List of Message Buffers (DLC Registers and	
Data Registers)	27
Interrupt Source, Interrupt Vector, and Interrupt	
Control Register	29
5	

Electrical Characteristics	
Absolute Maximum Ratings	
Recommended Conditions	
DC Characteristics	
AC Characteristics	
A/D Converter	
A/D Converter Glossary	
Notes on Using A/D Converter	45
Flash memory	
Example Characteristics	
Ordering Information	
Package Dimensions	
Major Changes	
· · · · · · · · · · · · · · · · · · ·	



1. Product Lineup

	Features	MB90598G MB90F598G		MB90V595G	
Classifica	ation	Mask ROM product	Flash ROM product	Evaluation product	
ROM size	e	128 Kbytes	128 Kbytes Boot block Hard-wired reset vector	None	
RAM size	9	4 Kbytes	4 Kbytes	6 Kbytes	
Emulator	r-specific power supply	_		None	
CPU functions CP					
UART0 Clock synchronized transmission (500 K/1 M/2 Mbps) Clock asynchronized transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave conne					
UART1(S	SCI)	Clock synchronized transmission (62.5 K/125 Clock asynchronized transmission (1202/240 Transmission can be performed by bi-directio	i K/250 K/500 K/1 Mbps) 4/4808/9615/31250 bps) nal serial transmission or by ma	ster/slave connection.	
8/10-bit A/D converter Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel once only) Scan conversion mode (converts two or more successive channels and can program up to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)				orogram edly)	
8/16-bit PPG timers Number of channels: 6 (8/16-bit × 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: fsys, fsys/2¹, fsys/2³, fsys/2³, fsys/2⁴ (fsys = system clock frequency) 128µs (fosc = 4MHz: oscillation clock frequency)					
16-bit Re	eload timer	Number of channels: 2 Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fs Supports External Event Count function	ys/2 ⁵ (fsys = System clock frequ	ency)	
16-bit	16-bit Output compares	Number of channels: 4 Pin input factor: A match signal of compare re	egister		
I/O tim- er Input captures Number of channels: 4 Rewriting a register value upon a pin input (rising, falling, or both edges)					



Features	MB90598G	MB90F598G	MB90V595G				
CAN Interface	Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 ≥ RSJW						
Stepping motor controller (4 channels)	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel						
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" le	evel input, or an "L" level input.					
Serial IO	Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first						
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57 (at oscillation of 4 MHz, minimum value)	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)					
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics. Inc.						
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by						
Process		CMOS					
Power supply voltage for opera- tion*2	+5 V±10 %						
Package	QFP-100 PGA-256						

*1: It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

*2: Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")



2. Pin Assignment





3. Pin Description

Pin no.	Pin name	Circuit type	Function			
82	X0	٨				
83	X1	~				
77	RST	В	Reset input			
52	HST	С	Hardware standby input			
95 to 99	P00 to P03	G	General purpose IO			
05 10 00	IN0 to IN3	G	Inputs for the Input Captures			
80 to 02	P04 to P07	G	General purpose IO			
09 10 92	OUT0 to OUT3	G	Outputs for the Output Compares.			
02 to 08	P10 to P15	D	General purpose IO			
93 10 90	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators			
00	P16	D	General purpose IO			
99	TIN1		TIN input for the 16-bit Reload Timer 1			
100	P17	P	General purpose IO			
100	TOT1	D	TOT output for the 16-bit Reload Timer 1			
1 to 8	P20 to P27	G	General purpose IO			
9 to 10	P30 to P31	G	General purpose IO			
12 to 16	P32 to P36	G	General purpose IO			
17	P37	D	General purpose IO			
10	P40	6	General purpose IO			
SOT0		G	SOT output for UART 0			
10	P41	6	General purpose IO			
19	SCK0	G	SCK input/output for UART 0			
00	P42	6	General purpose IO			
20	SIN0	G	SIN input for UART 0			
01	P43	6	General purpose IO			
21	SIN1	G	SIN input for UART 1			
00	P44	6	General purpose IO			
22	SCK1	G	SCK input/output for UART 1			
04	P45	6	General purpose IO			
24	SOT1	G	SOT output for UART 1			
05	P46	6	General purpose IO			
20	SOT2	G	SOT output for the Serial IO			
06	P47	0	General purpose IO			
26	G SCK2		SCK input/output for the Serial IO			





Pin no.	Pin name	Circuit type	Function			
00	P50	C	General purpose IO			
20	SIN2	D	SIN Input for the Serial IO			
20 to 22	P51 to P54	D	General purpose IO			
291032	INT4 to INT7	D	External interrupt input for INT4 to INT7			
22	P55	C	General purpose IO			
33	ADTG	D	Input for the external trigger of the A/D Converter			
29 to 41	P60 to P63	E	General purpose IO			
30 (0 4 1	AN0 to AN3	E	Inputs for the A/D Converter			
42 to 46	P64 to P67	E	General purpose IO			
43 10 46	AN4 to AN7	E	Inputs for the A/D Converter			
47	P56		General purpose IO			
47	TIN0	D	TIN input for the 16-bit Reload Timer 0			
40	P57		General purpose IO			
40	TOT0	D	TOT output for the 16-bit Reload Timer 0			
	P70 to P73		General purpose IO			
54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	F	Output for Stepper Motor Controller channel 0			
	P74 to P77		General purpose IO			
59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	F	Output for Stepper Motor Controller channel 1			
	P80 to P83		General purpose IO			
64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	F	Output for Stepper Motor Controller channel 2			
	P84 to P87		General purpose IO			
69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	F	Output for Stepper Motor Controller channel 3			
74	P90		General purpose IO			
/4	ТХ	U	TX output for CAN Interface			
75	P91		General purpose IO			
75	RX	J	RX input for CAN Interface			





Pin no.	Pin name	Circuit type	Function
76	P92	D	General purpose IO
70	INT0		External interrupt input for INT0
79 to 90	P93 to P95	D	General purpose IO
78 10 80	INT1 to INT3	D	External interrupt input for INT1 to INT3
58, 68	DVcc	_	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53, 63, 73	DVss	_	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AVcc	Power supply	Dedicated power supply pin for the A/D Converter
37	AVss	Power supply	Dedicated ground pin for the A/D Converter
35	AVRH	Power supply	Upper reference voltage input for the A/D Converter
36	AVRL	Power supply	Lower reference voltage input for the A/D Converter
49, 50	MD0 MD1	С	Operating mode selection input pins. These pins should be connected to $V_{\mbox{\scriptsize CC}}$ or $V_{\mbox{\scriptsize SS}}.$
51	MD2	н	Operating mode selection input pin. This pin should be connected to $V_{\mbox{\tiny CC}}$ or $V_{\mbox{\tiny SS}}.$
27	С	_	External capacitor pin. A capacitor of $0.1 \mu F$ should be connected to this pin and $V_{\rm SS}.$
23, 84	Vcc	Power supply	Power supply pins (5.0 V).
11, 42, 81	Vss	Power supply	Ground pins (0.0 V).

4. I/O Circuit Type





Circuit Type	Circuit	Remarks
D	V _{cc} P-ch N-ch R N-ch	 CMOS output CMOS Hysteresis input
E	Vcc P-ch N-ch Analog input	 CMOS output CMOS Hysteresis input Analog input







5. Handling Devices

(1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).

(2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k Ω resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

(3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



(4) Power supply pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V_{cc} and V_{ss} pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μ F between V_{cc} and V_{ss} pins near the device.





(5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

(6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

(7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

(8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.

(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at

50 µs or more (0.2 V to 2.7 V).

(11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

■ If RST pin is "H", the outputs become indeterminate.

If \overline{RST} pin is "L", the outputs become high-impedance.









(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00H".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(14) Using REALOS

The use of El²OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.



6. Block Diagram





7. Memory Space

The memory space of the MB90595G Series is shown below

Figure 1. Memory space map



Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.



8. I/O Map

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ed		•
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 0 _B
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 0 _B
12н	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 0 _B
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 0 _B
14н	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 0 _B
15н	Port 5 Direction Register	DDR5	R/W	Port 5	00000000
16н	Port 6 Direction Register	DDR6	R/W	Port 6	00000000
17н	Port 7 Direction Register	DDR7	R/W	Port 7	00000000
18 н	Port 8 Direction Register	DDR8	R/W	Port 8	00000000
19 н	Port 9 Direction Register	DDR9	R/W	Port 9	000000в
1А н		Reserv	ed		
1Bн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 _B
1Cн to 1Fн		Reserv	ed		
20н	Serial Mode Control Register 0	UMC0	R/W		00000100в
21н	Serial status Register 0	USR0	R/W		0 0 0 1 0 0 0 0B
22н	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W	UARTU	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		000000Хв
24н	Serial Mode Register 1	SMR1	R/W		0 0 0 0 0 0 0 0 0 _B
25н	Serial Control Register 1	SCR1	R/W		00000100в
26н	Serial Input/Output Data Register 1	SIDR1/SODR1	R/W	UART1	XXXXXXXXB
27н	Serial Status Register 1	SSR1	R/W		00001_00в
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в



Address	Register	Abbreviation	Access	Peripheral	Initial value		
29н to 2Ан	Reserved						
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в		
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0 0 0 0в		
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	00000010в		
2Ен	Serial Data Register	SDR	R/W		XXXXXXXXB		
2Fн	Edge Selector	SES	R/W		0в		
30н	External Interrupt Enable Register	ENIR	R/W		00000000		
31н	External Interrupt Request Register	EIRR	R/W	External Interrupt	XXXXXXXXB		
32н	External Interrupt Level Register	ELVR	R/W	External interrupt	0 0 0 0 0 0 0 0 0 _B		
33н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 0 _B		
34 ⊦	A/D Control Status Register 0	ADCS0	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$		
35н	A/D Control Status Register 1	ADCS1	R/W	A/D Converter	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$		
36н	A/D Data Register 0	ADCR0	R	A/D Conventer	XXXXXXXXB		
37н	A/D Data Register 1	ADCR1	R/W		00001_XXв		
38 ⊦	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0_0001		
39н	PPG1 Operation Mode Control Register	PPGC1	R/W		0_00001в		
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W		000000B		
3Вн		Reserved					
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable	0_0001в		
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	Pulse	0_00001в		
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	00000в		
3Fн		Reserved					
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Programmable	0_0001в		
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	Pulse	0_00001в		
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	000000в		
43н	·	Reserved					
44 _H	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable	0_000_1в		
45 H	PPG7 Operation Mode Control Register	PPGC7	R/W	Pulse	0_00001в		
4 6н	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	00000в		
47 н		Reserved					
48 H	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable	0_000_1в		
49 н	PPG9 Operation Mode Control Register	PPGC9	R/W	Pulse	0_00001в		
4А н	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	00000в		
·-	Reserved						



Address	Register	Abbreviation	Access	Peripheral	Initial value
4Cн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	0_0001
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	$0_0 0 0 0 0 0 1_B$
4Eн	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0 ^B
4 F н		Reserved			
50 н	Timer Control Status Register 0	TMCSR0	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
51 ^н	Timer Control Status Register 0	TMCSR0	R/W	16-bit	0 0 0 0 _B
52н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W	Reload Timer 0	XXXXXXXX _B
53н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXXXB
54 н	Timer Control Status Register 1	TMCSR1	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{\rm B}$
55н	Timer Control Status Register 1	TMCSR1	R/W	16-bit	0 0 0 0 _B
56н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W	Reload Timer 1	XXXXXXXXB
57н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXXX _B
58 н	Output Compare Control Status Register 0	OCS0	R/W	Output	$0\ 0\ 0\ 0\ 0\ _\ 0\ 0_{\rm B}$
59 H	Output Compare Control Status Register 1	OCS1	R/W	Compare 0/1	00000 _B
5А н	Output Compare Control Status Register 2	OCS2	R/W	Output	$0\ 0\ 0\ 0\ 0\ _{-}0\ 0_{\mathrm{B}}$
5Bн	Output Compare Control Status Register 3	OCS3	R/W	Compare 2/3	00000 _B
5Сн	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	00000000
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	00000000
5EH	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 0 _B
5Fн		Reserved			
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0 _B
61н		Reserved			
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	$0\ 0\ 0\ 0\ 0\ 0\ _{}0_{\scriptscriptstyle B}$
63н		Reserved			
64 н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	$0\ 0\ 0\ 0\ 0\ 0\ _{}0_{B}$
65н		Reserved			
66н	Timer Data Register (low-order)	TCDT	R/W		$0\ 0\ 0\ 0\ 0\ 0\ 0_{\rm B}$
67н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	0000000 _B
68 H	Timer Control Status Register	TCCS	R/W		0 0 0 0 0 0 0 0 _B
69н to 6Ен	Reserved				



Address	Register	Abbreviation	Access	Peripheral	Initial value
6Fн	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1в
70н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXXAB
71н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXXAB
72н	PWM1 Select Register 0	PWS10	R/W	Controller 0	000000 _B
73н	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0 0 _B
74 _H	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXXAB
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor	XXXXXXXX _B
76н	PWM1 Select Register 1	PWS11	R/W	Controller 1	000000 _B
77н	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 0 0 _B
78н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXX _B
79н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXX _B
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	000000 _B
7Вн	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 0 0 _B
7Сн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXX _B
7Dн	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor Controller 3	XXXXXXXX _B
7Ен	PWM1 Select Register 3	PWS13	R/W		000000 _B
7Fн	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 0 0 _B
80н to 8Fн	CAN Controll	er. Refer to section	about CAN	Controller	
90н to 9Dн		Reserved			
9Eн	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	000000000
9Fн	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0в
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	00011000в
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1111100в
A2H to A7H		Reserved			
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	100100в
AAH to ADH		Reserved			
AEн	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 _B
AFн	Reserved				



Address	Register	Abbreviation	Access	Peripheral	Initial value
В0н	Interrupt Control Register 00	ICR00	R/W		00000111в
В1н	Interrupt Control Register 01	ICR01	R/W	Interrupt controller	00000111в
В2н	Interrupt Control Register 02	ICR02	R/W	Interrupt controller	00000111в
В3н	Interrupt Control Register 03	ICR03	R/W		00000111в
В4н	Interrupt Control Register 04	ICR04	R/W		00000111
В5н	Interrupt Control Register 05	ICR05	R/W		00000111в
В6н	Interrupt Control Register 06	ICR06	R/W		00000111
В7н	Interrupt Control Register 07	ICR07	R/W		00000111в
В8н	Interrupt Control Register 08	ICR08	R/W		00000111в
В9н	Interrupt Control Register 09	ICR09	R/W	Interrupt controller	00000111в
ВАн	Interrupt Control Register 10	ICR10	R/W	Interrupt controller	00000111в
ВВн	Interrupt Control Register 11	ICR11	R/W		00000111в
ВСн	Interrupt Control Register 12	ICR12	R/W		00000111в
BDн	Interrupt Control Register 13	ICR13	R/W		00000111в
ВЕн	Interrupt Control Register 14	ICR14	R/W		00000111в
BF⊬	Interrupt Control Register 15	ICR15	R/W		00000111
COH to FFH		Reser	rved		
1900 H	Reload Register L	PRLL0	R/W		XXXXXXXXB
1901 н	Reload Register H	PRLH0	R/W	16-bit Programmable	XXXXXXXX _B
1902 н	Reload Register L	PRLL1	R/W	Generator 0/1	XXXXXXXX _B
1903 _H	Reload Register H	PRLH1	R/W		XXXXXXXX _B
1904 _H	Reload Register L	PRLL2	R/W		XXXXXXXX _B
1905 ^{_H}	Reload Register H	PRLH2	R/W	16-bit Programmable	XXXXXXXX _B
1906 H	Reload Register L	PRLL3	R/W	Generator 2/3	XXXXXXXX _B
1907 н	Reload Register H	PRLH3	R/W		XXXXXXXX _B
1908 H	Reload Register L	PRLL4	R/W		XXXXXXXX _B
1909 ^{_H}	Reload Register H	PRLH4	R/W	16-bit Programmable	XXXXXXXX _B
190А н	Reload Register L	PRLL5	R/W	Generator 4/5	XXXXXXXX _B
190Bн	Reload Register H	PRLH5	R/W		XXXXXXXXAB
190Cн	Reload Register L	PRLL6	R/W		XXXXXXXXAB
190Dн	Reload Register H	PRLH6	R/W	16-bit Programmable	XXXXXXXXAB
190Eн	Reload Register L	PRLL7	R/W	Generator 6/7	XXXXXXXXAB
190Fн	Reload Register H	PRLH7	R/W		XXXXXXXXB



Address	Register	Abbreviation	Access	Peripheral	Initial value
1910 н	Reload Register L	PRLL8	R/W		XXXXXXXX _B
1911 _H	Reload Register H	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXX _B
1912н	Reload Register L	PRLL9	R/W	Generator 8/9	XXXXXXXX _B
1913 _H	Reload Register H	PRLH9	R/W		XXXXXXXX _B
1914 _H	Reload Register L	PRLLA	R/W	16-bit Programmable Pulse	XXXXXXXXAB
1915 _H	Reload Register H	PRLHA	R/W	Generator A/B	XXXXXXXXAB
1916 _H	Reload Register L	PRLLB	R/W	16-bit Programmable Pulse	XXXXXXXXAB
1917 н	Reload Register H	PRLHB	R/W	Generator A/B	XXXXXXXX _B
1918н to 191Fн		Re	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R		XXXXXXXXB
1921 н	Input Capture Register 0 (high-order)	IPCP0	R	hand Oraclass 2/4	XXXXXXXXB
1922н	Input Capture Register 1 (low-order)	IPCP1	R	Input Capture 0/1	XXXXXXXXB
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXXB
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXXXB
1925н	Input Capture Register 2 (high-order)	IPCP2	R	Input Conture 2/2	XXXXXXXXB
1926н	Input Capture Register 3 (low-order)	IPCP3	R	input Capture 2/3	XXXXXXXXB
1927 н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXXXB
1928н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXXB
1929 н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXXB
192A⊦	Output Compare Register 1 (low-order)	OCCP1	R/W	Culput Compare 0/1	XXXXXXXXB
192B⊦	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXXB



Address	Register	Abbreviation	Access	Peripheral	Initial value	
192Сн	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXXXAB	
192Dн	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compare 2/2	XXXXXXXXAB	
192Е н	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXX	
192Fн	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX	
1930н to 19FFн		Re	served			
1A00н to 1AFFн	CAN	Controller. Refer to	section abou	ut CAN Controller		
1B00н to 1BFFн	CAN Controller. Refer to section about CAN Controller					
1C00н to 1EFFн	Reserved					
1FF0н	Program Address Detection Register 0 (low-order)				XXXXXXXX	
1FF1H	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXXAB	
1FF2н	Program Address Detection Register 0 (high-order)			Address Match	XXXXXXXX	
1FF3н	Program Address Detection Register 1 (low-order)			Detection Function	XXXXXXXXAB	
1FF4н	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX	
1FF5н	Program Address Detection Register 1 (high-order)				XXXXXXXX	
1FF6н to 1FFFн		Re	served			

Description for Read/Write

R/W : Readable/writable

R : Read only

W : Write only

Description of initial value

0 : the initial value of this bit is "0".

1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000_H to 00FF_H, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.





9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
- □ 29-bit ID and 8-byte data
- Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
- $\ensuremath{\square}$ Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

Address	Register	Abbreviation	Access	Initial Value
000080н	Massage buffer valid register	BVAL B	R/M	00000000 00000000B
000081 H	Nessage buller valu register	DVALI	11/1	
000082н	Transmit request register	TREOR	R/W	0000000 0000000B
000083н		medit		
000084н	Transmit cancel register	TCAND	W	0000000 0000000B
000085н		TOANT		
000086н	Transmit complete register	тор		0000000 00000008
000087н		1011	11/1	
000088н	Receive complete register	PCP		0000000 00000008
000089н		non	11/1	
00008AH	Remote request receiving register	DDTDD	R/W	0000000 00000008
00008Bн	Themole request receiving register		11/1	
00008Cн	Receive overrup register	BOVBB	R/W	0000000 00000008
00008Dн	neceive overrun register	novini	11/1	
00008EH	Beceive interrupt enable register	BIEB	R/W	00000000 0000000B
00008Fн	neceive interrupt enable register			
001В00н	Control status register	CSP	R/W/ R	00000 00-1в
001B01н	Control status register	USh	n/ ¥¥, n	
001B02н	Last event indicator register			000-0000 _B
001B03н	Last event indicator register	LLIN	L/ AA	
001B04 _H	Possivo/transmit error counter	DIEC	R	0000000 0000000в
001B05н			n	
001B06н	Rit timing register	RTD		-1111111 11111111 _B
001В07н		חוט	Π/ ΨΨ	

9.1 List of Control Registers



Address	Register	Abbreviation	Access	Initial Value	
001B08 _H	IDE register	IDER		XXXXXXXX XXXXXXXXB	
001B09н		IDEN	11/ VV		
001B0AH	Transmit RTR register	TOTOD	R/W	0000000 0000000₀	
001B0BH					
001B0Cн	Pomoto framo rocoivo waiting register			XXXXXXXX XXXXXXXXB	
001B0DH	nemole frame receive walling register		L1/ AA		
001B0Eн	Transmit interrupt anable register			0000000 00000008	
001B0Fн		HEN	U/ AA		
001B10н		AMSR	R/W	<u> </u>	
001B11н					
001B12н	Acceptance mask select register				
001B13⊦					
001B14 _H		AMR0 R/		XXXXXXXX XXXXXXXXB	
001B15⊦	Acceptance mark register 0		DAM		
001B16 _H	Acceptance mask register o		n/ vv		
001B17н				~~~~~ ~~~~~	
001B18 _H			DAM	<u> </u>	
001B19н	Accontance mask register 1				
001B1Aн	Acceptance mask register 1		n/ VV		
001B1Bн]			~~~~~ ~~~~~	

9.2 List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXB to XXXXXXXB
001A20н				*****
001A21н	ID register 0	IDR0	R/W	
001A22н				XXXXX XXXXXXXXB
001A23н				
001A24н				XXXXXXXX XXXXXXXx
001A25н	ID register 1	IDR1	R/W	
001A26н				XXXXX XXXXXXXXB
001A27н				
001A28н		IDR2	R/W	XXXXXXXX XXXXXXXx
001A29н	ID register 2			
001A2Aн				XXXXX XXXXXXXx
001А2Вн				



Address	Register	Abbreviation	Access	Initial Value
001A2Cн		IDR3	R/W	XXXXXXXX XXXXXXXB
001A2Dн	ID register 2			
001A2Eн				XXXXX XXXXXXXX
001A2Fн				
001A30н		IDR4	R/W	
001А31н	ID register 4			
001А32н				XXXXX XXXXXXXXB
001А33н				
001A34 _H			R/W -	XXXXXXXX XXXXXXXX
001A35н	ID register 5	IDB5		
001A36н				XXXXX XXXXXXXX
001А37 н				
001A38н			DAM	
001A39⊦	ID register 6	IDB6		
001АЗАн		ibrio	11/ 44	XXXXX XXXXXXXXB
001АЗВн				
001A3Cн		IDR7	R/W	XXXXXXXX XXXXXXXxx
001A3DH	ID register 7			
001АЗЕн				XXXXX XXXXXXXX
001A3FH				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~