imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM[™] and SRAM, Traveo[™] microcontrollers, the industry's only PSoC[®] programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense[®] capacitive touch-sensing controllers, and Wireless BLE Bluetooth[®] Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

16-bit Microcontroller

CMOS

F²MC-16LX MB90335 Series MB90337/F337/V330A

DESCRIPTION

The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
- The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
- Clock for USB is 48 MHz
- Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable
- Minimum execution time of instruction : 41.7 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating $V_{CC} = 3.3 \text{ V}$)
- The maximum memory space: 16 Mbytes
- 24-bit addressing
- Bank addressing

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the **"Customer Design Review Supplement"** which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



Instruction system

- Data types: Bit, Byte, Word, Long word
- Addressing mode (23 types)
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multi-task

- Employing system stack pointer
- · Instruction set symmetry and barrel shift instructions

• Program Patch Function (2 address pointer)

- 4-byte instruction queue
- Interrupt function
 - Priority levels are programmable
 - 20 interrupts function

Data transfer function

- Extended intelligent I/O service function (EI2OS) : Maximum of 16 channels
- µDMAC : Maximum 16 channels

• Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time-base timer mode (with the oscillator clock and time-base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
- Package
 - LQFP-64P (FPT-64P-M23 : 0.65 mm pin pitch)
- Process : CMOS technology
- Operation guaranteed temperature: 40 °C to + 85 °C (0 °C to + 70 °C when USB is in use)

- Internal peripheral function (resource)
 - I/O port : Max 45 ports
 - Time-base timer : 1channel
 - Watchdog timer : 1 channel
 - 16-bit reload timer : 1 channel
 - Multi-functional timer
 - 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse are freely programmable.
 - 16-bit PWC timer : 1 channel
 - Timer function and pulse width measurement function
 - UART: 2 channels
 - Equipped with a full duplex (8-bit long) double buffer
 - Selectable asynchronous transfer or clock-synchronous serial (extended I/O serial) transfer.
 - Extended I/O serial interface : 1 channel
 - DTP/External interrupt circuit (8 channels)
 - · Activate the extended intelligent I/O service by external interrupt input
 - Interrupt output by external interrupt input
 - Delayed interrupt output module
 - Outputs an interrupt request for task switching
 - USB: 1 channel
 - USB function (supports USB Full Speed)
 - Supports Full Speed/Up to 6 endpoints can be specified.
 - Dual port RAM (supports FIFO mode).
 - Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
 - USB HOST function
 - I²C Interface: 1 channel
 - Supports Intel SM bus standards and Phillips I²C bus standards
 - Two-wire data transfer protocol specification
 - Master and slave transmission/reception

■ PRODUCT LINEUP

Part number	MB90V330A	MB90F337	MB90337			
Туре	For evaluation	Built-in Flash Memory	Built-in MASK ROM			
ROM capacity	No	64 Kb	ytes			
RAM capacity	28 Kbytes	4 Kb	ytes			
Emulator-specific power supply *	Used bit					
CPU functions	Number of basic instructions Minimum instruction execution time Addressing type Program Patch Function Maximum memory space	 : 351 instructions : 41.7 ns / at oscillation of 6 MHz (When 4 times are used : Machine clock of 24 MHz) : 23 types : For 2 address pointers : 16 Mbytes 				
Ports	I/O Ports(CMOS) Max 45 por	rts				
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable. It can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels					
16-bit reload timer	16-bit reload timer operation Built-in 1 channel					
Multi-functional timer	8/16-bit PPG timer (8-bit mod 16-bit PWC timer × 1 channe	de $ imes$ 4 channels, 16-bit mode 	e × 2 channels)			
DTP/External interrupt	8 channels Interrupt factor : "L"→"H" edg	ge /"H"→"L" edge /"L" level /'	H" level selectable			
I ² C	1 channel					
Extended I/O serial interface	1 channel					
USB	1 channel USB function (supports USB Full Speed) USB HOST function					
Withstand voltage of 5 V	8 ports (Excluding UTEST ar	nd I/O for I ² C)				
Low Power Consumption Mode	Sleep mode/Timebase timer	mode/Stop mode/CPU inter	mittent mode			
Process	CMOS					
Operating voltage Vcc	3.3 V ± 0.3 V (at maximum machine clock 24 MHz)					

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PACKAGES AND PRODUCT MODELS

Package	MB90337	MB90F337	MB90V330A
FPT-64P-M23 (LQFP)	0	0	×
PGA-299C-A01 (PGA)	×	×	0

 \bigcirc : Yes \times : No

Note : See "■ PACKAGE DIMENSIONS" for details.





FUJITSU

■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*	Status at reset/ function	Function
46 , 47	X0, X1	A	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the X1 pin side unconnected.
23	RST	F	Reset input	External reset input pin.
25 to 32	P00 to P07	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)
33 to 40	P10 to P17	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
41 to 44	P20 to P23	D		General purpose input/output port.
45	P24			General purpose input/output port.
40	PPG0			Functions as output pins of PPG timers ch.0.
51 to 53	P25 to P27			General purpose input/output port.
51 10 55	PPG1 to PPG3			Functions as output pins of PPG timers ch.1 to ch.3.
62	P40	н		General purpose input/output port.
02	TINO			Function as event input pin of 16-bit reload timer.
63	P41	н	Port input (Hi-Z)	General purpose input/output port.
00	TOT0			Function as output pin of 16-bit reload timer.
11	P42	н		General purpose input/output port.
	SIN0			Functions as a data input pin for UART ch.0.
12	P43	н		General purpose input/output port.
12	SOT0			Functions as a data output pin for UART ch.0.
13	P44	н		General purpose input/output port.
10	SCK0			Functions as a clock I/O pin for UART ch.0.
14	P45	н		General purpose input/output port.
17	SIN1			Functions as a data input pin for UART ch.1.
15	P46	н		General purpose input/output port.
10	SOT1			Functions as a data output pin for UART ch.1.
16	P47	н		General purpose input/output port.
10	SCK1			Functions as a clock I/O pin for UART ch.1.
50	P50	K		General purpose input/output port.
64	P51	K		General purpose input/output port.
17, 18	P52, P53	K		General purpose input/output port.
24	P54	K		General purpose input/output port.

(Continued)

Pin no.	Pin name	I/O Circuit type*	Status at reset/ function	Function	
	P60, P61	<u> </u>		General purpose input/output port (withstand voltage of 5 V).	
54, 55	INT0, INT1			Functions as the input pin for external interrupt ch.0 and ch.1.	
	P62			General purpose input/output port (withstand voltage of 5 V).	
56	INT2	С		Functions as the input pin for external interrupt ch.2.	
	SIN			Data input pin for extended I/O serial interface.	
	P63			General purpose input/output port (withstand voltage of 5 V).	
57	INT3	С		Functions as the input pin for external interrupt ch.3.	
	SOT			Data output pin for extended I/O serial interface.	
	P64			General purpose input/output port (withstand voltage of 5 V).	
58	INT4	С		Functions as the input pin for external interrupt ch.4.	
	SCK		Port input	Clock I/O pin for extended I/O serial interface.	
	P65		(Hi-Z)	General purpose input/output port (withstand voltage of 5 V).	
59	INT5	С		Functions as the input pin for external interrupt ch.5.	
	PWC			Functions as the PWC input pin.	
	P66			General purpose input/output port (withstand voltage of 5 V).	
	INT6			Functions as the input pin for external interrupt ch.6.	
60	SCL0	С		Functions as the input/output pin for I ² C interface clock. The port output must be placed in Hi-Z state during I ² C interface operation.	
	P67			General purpose input/output port (withstand voltage of 5 V).	
61	INT7	G		Functions as the input pin for external interrupt ch.7.	
	SDA0			Functions as the I ² C interface data input/output pin. The port output must be placed in Hi-Z state during I ² C interface operation.	
1	UTEST	С	UTEST input	USB test pin. Connect this to a pull-down resistor during normal usage.	
3	DVM	J		USB function D – pin.	
4	DVP	J	USB input	USB function D + pin.	
7	HVM	J	(SUSPEND)	USB HOST D – pin.	
8	HVP	J		USB HOST D + pin.	
10	HCON	Е	High output	External pull-up resistor connection pin.	
21, 22	MD1, MD0	В	Mode input	Input his for collecting operation mode	
20	MD2	G	Mode Input	input pin for selecting operation mode.	
5, 9, 49	Vcc		Power	Power supply pin.	
2, 6, 19, 48	Vss] —	supply	Power supply pin (GND).	

* : For circuit information, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



Type	Circuit	Remarks
H	P-ch P-ch P-ch P-ch P-ch P-ch P-ch P-ch P-ch Pout Signal N-ch N-ch N-ch CMOS hysteresis input	 CMOS output CMOS hysteresis input (With input interception function at standby) With open drain control signal
	Standby control signal	
Ι	Control signal	 CMOS output CMOS input (With input interception function at standby) Programmable input pull-up resistor
J		USB I/O pin
	D+ input D - input D- input Differential input Full D + output Low D + output Low D + output Direction Speed	
К	P-ch Pout N-ch Nout	 CMOS output CMOS input (With input interception function at standby)

HANDLING DEVICES

1. Preventing latch-up and turning on power supply

latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins.
- A voltage higher than the rated voltage is applied between Vcc and Vss.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using CMOS IC, take great care to prevent the occurrence of latch-up.

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

3. About the attention when the external clock is used

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When suing an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



4. Treatment of power supply pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between Vcc and Vss pins near this device.

5. About crystal oscillator circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

6. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.



7. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be stabilized so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.

8. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

9. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example, apply a checksum to detect an error. If an error is detected, retransmit the data.

BLOCK DIAGRAM



MEMORY MAP



- Notes : When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000_H to FFFFFH") of bank FF is visible from the higher addresses ("008000_H to 00FFFFH") of bank 00.
 - The ROM mirror function is effective for using the C compiler small model.
 - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
 - When the C compiler small model is used, the data table mirror image can be shown at "008000_H to 00FFFF_H" by storing the data table at "FF8000_H to FFFFFF_H". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.

■ F²MC-16L CPU PROGRAMMING MODEL

• Dedicated register



General purpose registers



Processor status



FU

■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value	
00000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB	
000001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXXB	
000002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB	
00003н		Prohibite	d			
000004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB	
000005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXX _В	
00006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB	
000007н to 00000Fн	Prohibited					
000010н	DDR0	Port 0 Direction Register	R/W	Port 0	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$	
000011н	DDR1	Port 1 Direction Register	R/W	Port 1	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$	
000012н	DDR2	Port 2 Direction Register	R/W	Port 2	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$	
000013н	Prohibited					
000014н	DDR4	Port 4 Direction Register	R/W	Port 4	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$	
000015н	DDR5	Port 5 Direction Register	R/W	Port 5	00000	
000016н	DDR6	Port 6 Direction Register	R/W	Port 6	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$	
000017н to 00001Ан	Prohibited					
00001Bн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (Open-drain control)	000000000	
00001Cн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$	
00001Dн	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$	
00001Eн		Drahibita	d			
00001Fн		FIGHDILE	u			
000020н	SMR0	Serial Mode Register 0	R/W		$0\ 0\ 1\ 0\ 0\ 0\ 0_{B}$	
000021н	SCR0	Serial Control Register 0	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 1\; 0\; 0_{\rm B}$	
0000220	SIDR0	Serial Input Data Register 0	R	UART0	XXXXXXX	
0000228	SODR0	Serial Output Data Register 0	W		ллллллв	
000023н	SSR0	Serial Status Register 0	R/W		0000100 _B	
000024н	UTRLR0	UART Prescaler Reload Register 0	R/W	Communication	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$	
000025н	UTCR0	UART Prescaler Control Register 0	R/W	Prescaler (UART0)	0000-000 _B	
000026н	SMR1	Serial Mode Register 1	R/W		$0\ 0\ 1\ 0\ 0\ 0\ 0_{B}$	
000027н	SCR1	Serial Control Register 1	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 1\; 0\; 0_{\rm B}$	
0000280	SIDR1	Serial Input Data Register 1	R	UART1	XXXXXXXX	
000020H	SODR1	Serial Output Data Register 1	W		ΧΧΧΧΧΧΧΧΒ	
000029н	SSR1	Serial Status Register 1	R/W		$0\ 0\ 0\ 0\ 1\ 0\ 0_B$	

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
00002Ан	UTRLR1	UART Prescaler Reload Register 1	R/W	Communication	0 0 0 0 0 0 0 0 0 _B
00002Вн	UTCR1	UART Prescaler Control Register 1	R/W	Prescaler (UART1)	0000-000 _B
00002Сн					
to		Prohibited			
	ENID	DTP/Interrupt Enable Register			
	EIRR	DTP/Interrupt source Begister	B/M	DTD/External	
00003DH		Bequest Level Setting Begister Lower	B/W	interrupt	
00003E	ELVR	Bequest Level Setting Register Lower	R/W		
000040H					
to		Prohibited			
000045н					
000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch.0	0X0 0 0XX1 _В
000047н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch.1	0X0 0 0 0 0 1 _B
000048н	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch.2	0X0 0 0XX1в
000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch.3	0X0 0 0 0 0 1 _в
00004Ан		Prohibited			
00004Вн					
00004Сн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch.0/ch.1	000000XB
00004Dн	Prohibited				
00004Eн	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch.2/ch.3	00000XX _в
00004Fн		Prohibitod			
000057н		Tombled			
000058н			5 444		XXXX0 0 0 0 _B
000059н	SMCS	Serial Mode Control Status Register	R/W	Extended Serial	00000010 _B
00005Ан	SDR	Serial Data Register	R/W	1/0	XXXXXXXXB
00005Bu	SDCB	Communication Prescaler Control	R/W	Communication	
0000304	30011	Register	11/ VV	Prescaler	
00005Сн	PWCSR	PWC Control Status Register	R/W		00000000 _В
00005Dн				16-bit	0000000Xв
00005Eн	PWCR	PWC Data Buffer Register	R/W	PWC Timer	000000000 _В
00005Fн					0 0 0 0 0 0 0 0 _B
000060н	DIVR	PWC Dividing Ratio Control Register	R/W		00в
000061н		Prohibited	[1	
000062н	TMCSR0	Timer Control Status Register	R/W		00000000B
000063н					XXXX 0 0 0 0B
000064н		16-bit Timer Register Lower	R	16-bit Reload	XXXXXXXXB
		10-bit Keload Kegister Lower	W	Inner	
000065н		16-bit Timer Register Upper	K		XXXXXXXXB
	I MRLR0	16-bit Heload Hegister Upper	W		XXXXXXXXB

FUJITSU

(Continued)

DS07-13735-6E

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000066н					
to		Prohibited			
UUUUUEH			1		
00006Fн	ROMM	ROM Mirroring Function Selection Register	w	Function Selection Module	1 1 _в
000070н	IBSR0	I ² C Bus Status Register	R		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$
000071 н	IBCR0	I ² C Bus Control Register	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
000072н	ICCR0	I ² C Bus Clock Control Register	R/W	I ² C Bus Interface	XX 0 XXXXX _B
000073н	IADR0	I ² C Bus Address Register	R/W		XXXXXXXXB
000074н	IDAR0	I ² C Bus Data Register	R/W		XXXXXXXXB
000075н			•		
to 00009Ан		Prohibited			
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W		000000000
00009Сн	DSRL	DMA Status Register Lower	R/W	μΟΜΑϹ	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
00009Dн	DSRH	DMA Status Register Upper	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_{B}$
00009Ен	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	000000000
00009Fн	DIRR	Delayed Interrupt Source generate/ release Register	R/W	Delayed Interrupt	Ов
0000А0н	LPMCR	Low Power Consumption Mode Control Register	R/W	Low Power Consumption control circuit	00011000в
0000A1 н	CKSCR	Clock Selection Register	R/W	Clock	$1 1 1 1 1 1 0 0_B$
0000A2H		Prohibitod	•		
0000АЗн		Fronibiled			
0000А4 н	DSSR	DMA Stop Status Register	R/W	μDMAC	$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$
0000А5 н					
to		Prohibited			
	WDTC	Watchdog Timor Control Register	D/M	Watchdog Timor	Y - YYY 1 1 1-
		Time-base Timer Control Begister	R/W	Time-base Timer	1 - 0.0100
	ПЛО	Time-base Timer Control Hegister	10/00	Time-base Timer	1 0 0 1 0 0B
		Prohibited			
	DEBI	DMA Enable Begister Lower	R/W		0000000
	DERH	DMA Enable Register Upper	B/M	μDMAC	
	FMCS	Elash Memory Control Status Registor	R/M	Flash Memory I/F	
	1 1000	Prohibitod	11/99		
		rionbleu			

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
0000B1 н	ICR01	Interrupt Control Register 01	R/W		00000111
0000B2н	ICR02	Interrupt Control Register 02	R/W		00000111 _B
0000ВЗн	ICR03	Interrupt Control Register 03	R/W		00000111 _B
0000B4н	ICR04	Interrupt Control Register 04	R/W		00000111
0000В5н	ICR05	Interrupt Control Register 05	R/W		00000111
0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111
0000В7 н	ICR07	Interrupt Control Register 07	R/W	Interrupt	00000111
0000B8н	ICR08	Interrupt Control Register 08	R/W	Controller	00000111
0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111
0000BAH	ICR10	Interrupt Control Register 10	R/W		00000111
0000BBH	ICR11	Interrupt Control Register 11	R/W		00000111
0000BCн	ICR12	Interrupt Control Register 12	R/W	-	00000111
0000BDH	ICR13	Interrupt Control Register 13	R/W		00000111
0000BEH	ICR14	Interrupt Control Register 14	R/W		00000111
0000BFн	ICR15	Interrupt Control Register 15	R/W		00000111
0000С0н	HCNT0	Host Control Register 0	R/W		0 0 0 0 0 0 0 0 0 _B
0000C1 н	HCNT1	Host Control Register 1	R/W		00000001 _B
0000C2н	HIRQ	Host Interruption Register	R/W		00000000 _B
0000C3н	HERR	Host Error Status Register	R/W		0000011в
0000C4H	HSTATE	Host State Status Register	R/W		XX 0 1 0 0 1 0 _B
0000C5н	HFCOMP	SOF Interrupt FRAME Compare Reg- ister	R/W		000000000
0000C6н			R/W		00000000 _B
0000С7 н	HRTIMER	Retry Timer Setting Register	R/W	USB HUST	0 0 0 0 0 0 0 0 0 _B
0000C8H			R/W		XXXXXX 0 0 _B
0000C9н	HADR	Host Address Register	R/W		X 0 0 0 0 0 0 0 _B
0000CAH	HEOE	FOF Setting Register	R/W		0 0 0 0 0 0 0 0 0 _B
0000СВн	TILOI		R/W		XX 0 0 0 0 0 0 _B
0000ССн		EDAME Sotting Degister	R/W		00000000 _B
0000CDH			R/W		XXXXX 0 0 0 _B
0000CEH	HTOKEN	Host Token End Point Register	R/W		00000000 _B
0000CFH		Prohibited	k		
0000D0H		LIDC Control Begister	R/W	LISB Eurotion	$1 0 1 0 0 0 0 0_B$
0000D1н			R/W		0 0 0 0 0 0 0 0 0 _B

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000D2н	FDOO	ED0 Control Degister	R/W		0100000 _B
0000D3н	EPUC	EPO Control Register	R/W		XXXX 0 0 0 0 _B
0000D4H		ED1 Control Degister	R/W		00000000 _B
0000D5н	EPIC	EPI Control Register	R/W	-	0110001_{B}
0000D6н	FDOO	ED0 Control Degister	R/W		0100000 _B
0000D7н	EP2C	EP2 Control Register	R/W		0110000 _B
0000D8H	ED20	EP2 Control Degister	R/W		0100000 _B
0000D9н	EP3C	EP3 Control Register	R/W		$0\ 1\ 1\ 0\ 0\ 0\ 0_B$
0000DAH		ED4 Control Degister	R/W		0100000 _B
0000DBH	EP4C	EP4 Control Register	R/W		0110000 _B
0000DCH	EDEO	EDE Control Degister	R/W		0100000 _B
0000DDH	EPSC	EP5 Control Register	R/W		$0\ 1\ 1\ 0\ 0\ 0\ 0_B$
0000DEн	TMOD	Time Sterre Desister	R		0 0 0 0 0 0 0 0 0 _B
0000DFH	IMSP	Time Stamp Register	R		XXXXX0 0 0 _B
0000E0н	UDCS	UDC Status Register	R/W		XX0 0 0 0 0 0 _B
0000E1н	UDCIE	UDC Interrupt Enable Register	R/W		00000000 _B
0000E2н			R/W		XXXXXXXXB
0000E3н		EFUI Status negister	R/W		1 0 XXX 1 XX _B
0000E4н		EDOO Statua Dagistar	R/W, R		0 XXXXXXXB
0000E5н	EF003	EPOO Status Register	R/W	USB Function	100XX000 _B
0000E6н	5040	EP1 Status Register	R		XXXXXXXXB
0000E7 н	EFIS		R/W		$1\; 0\; 0\; 0\; 0\; 0\; 0\; X_{\rm B}$
0000E8H	EDOS	EP2 Statue Begister	R		XXXXXXXXB
0000E9н	EF23	EFZ Status negister	R/W		$1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0_{B}$
0000EAH	ED28	EP2 Statue Degister	R		XXXXXXXXB
0000EBH	EF33		R/W		$1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0_{B}$
0000ECH	ED49	ED4 Statue Degister	R		XXXXXXXXB
0000EDH	EF43	EF4 Status Register	R/W		$1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0_{B}$
0000EEH	EDES	ED5 Status Pagistar	R		XXXXXXXXB
0000EFH	EF35	EF5 Status Register	R/W		$1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0_{B}$
0000F0н	EPODT	EPO Data Register	R/W		XXXXXXXXB
0000F1н	EFUDI	EFU Dala negisiei	R/W		XXXXXXXXB
0000F2н		EP1 Data Pagiatar	R/W		XXXXXXXXB
0000F3н	EFIDI	EF I Data Register	R/W		XXXXXXXXB
0000F4н	EDODT	EP2 Data Register	R/W		XXXXXXXXB
0000F5н	EFZDI	EFZ Data negister	R/W		XXXXXXXXB
0000F6н	EDOUT	EP3 Data Register	R/W		XXXXXXXXB
0000F7н	LLINI		R/W		XXXXXXXXB
0000F8н	EDINT	EP4 Data Register	R/W		XXXXXXXXB
0000F9н			R/W		XXXXXXXXB



Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
0000FAн		EDE Data Dagiatar	R/W	LICD Eurotion	XXXXXXXXB			
0000FBн	EPSDI	EP5 Data Register	R/W	USB Function	XXXXXXXXB			
0000FCн to 0000FFн		Prohibited						
000100н to 001100н	RAM Area							
001FF0н		Program Address Detection Register ch.0 Lower	R/W		XXXXXXXXB			
001FF1н	PADR0	Program Address Detection Register ch.0 Middle	R/W	Address Match Detection	XXXXXXXXB			
001FF2н		Program Address Detection Register ch.0 Upper	R/W		XXXXXXXXB			
001FF3н		Program Address Detection Register ch.1 Lower	R/W		XXXXXXXXB			
001FF4н	PADR1	Program Address Detection Register ch.1 Middle	R/W		XXXXXXXX			
001FF5⊦		Program Address Detection Register ch.1 Upper	R/W		XXXXXXXXB			
007900н	PRLL0	PPG Reload Register Lower ch.0	R/W		XXXXXXXXB			
007901н	PRLH0	PPG Reload Register Upper ch.0	R/W	PPG ch.0	XXXXXXXXB			
007902н	PRLL1	PPG Reload Register Lower ch.1	R/W	PPG ch 1	XXXXXXXXB			
007903н	PRLH1	PPG Reload Register Upper ch.1	R/W	FFG CII.1	XXXXXXXXB			
007904н	PRLL2	PPG Reload Register Lower ch.2	R/W	PPG ch 2	XXXXXXXXB			
007905н	PRLH2	PPG Reload Register Upper ch.2	R/W		XXXXXXXXB			
007906н	PRLL3	PPG Reload Register Lower ch.3	R/W	PPG ch 3	XXXXXXXXB			
007907н	PRLH3	PPG Reload Register Upper ch.3	R/W		XXXXXXXXB			
007908н to 00790Вн	Prohibited							
00790Cн	FWR0	Flash Memory Program Control Register 0	R/W	Flash	000000000			
00790Dн	FWR1	Flash Memory Program Control Register 1	R/W	Flash	000000000			
00790E н	SSR0	Sector Conversion Setting Register	R/W	Flash	0 0 XXXXX0 _B			
00790Fн to 00791Fн		Prohibited	ł					

(Continuea)				
Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXAB
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXAB
007922н	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007923н	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924н	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXXB
007925н	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927н	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXXB
007928н to 007FFFн		Prohibited		·	

- Explanation on read/write
- R/W : Readable and Writable
- R : Read only
- W : Write only

• Explanation of initial values

- 0 : Initial value is "0".
- 1 : Initial value is "1".
- X : Initial value is undefined.
- : Initial value is undefined (None).

Note : No I/O instruction can be used for registers located between 007900H and 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI ² OS support	μ DMAC	Interrupt vector			Interrupt control register		Priority
			Num	ber*1	Address	ICR	Address	· ,
Reset	×	×	#08	08н	FFFFDC H			High
INT 9 instruction	×	×	#09	09н	FFFFD8H			▲
Exceptional treatment	×	×	#10	0Ан	FFFFD4H		—	T
USB Function1	×	0, 1	#11	0Вн	FFFFD0H	ICR00	0000В0н	
USB Function2	×	2 to 6*2	#12	0Сн	FFFFCC H			
USB Function3	×	×	#13	0Dн	FFFFC8H	ICR01	0000B1н	
USB Function4	×	×	#14	0Ен	FFFFC4 _H			
USB HOST1	×	×	#15	0 F н	FFFFC0H	ICR02	0000B2н	
USB HOST2	×	×	#16	10н	FFFFBC H			
I²C ch.0	×	×	#17	11н	FFFFB8H	ICR03	0000ВЗн	
DTP/External interrupt ch.0/ch.1	0	×	#18	12н	FFFFB4H			
No			#19	13 н	FFFFB0H		0000В4н	
DTP/External interrupt ch.2/ch.3	0	×	#20	14 н	FFFFAC H	ICR04		
No			#21	15н	FFFFA8н	ICR05	0000B5н	
DTP/External interrupt ch.4/ch.5	0	×	#22	16 н	FFFFA4H			
PWC/Reload timer ch.0	\bigtriangleup	14	#23	17 н	FFFFA0H	ICR06	0000В6н	
DTP/External interrupt ch.6/ch.7	\bigtriangleup	×	#24	18 н	FFFF9CH			
No			#25	19 н	FFFF98н	ICR07	0000B7н	
No			#26	1А н	FFFF94H			
No		—	#27	1Bн	FFFF90H	ICR08	0000B8н	
No		—	#28	1Cн	FFFF8CH			
No		—	#29	1Dн	FFFF88H	ICR09	0000В9н	
PPG ch.0/ch.1	×	×	#30	1Eн	FFFF84H			
No		—	#31	1Fн	FFFF80H	ICR10	0000ВАн	
PPG ch.2/ch.3	×	×	#32	20н	FFFF7CH			
No			#33	21н	FFFF78н	ICR11	0000BBн	
No		—	#34	22н	FFFF74 _H			
No		—	#35	23н	FFFF70н	ICR12	0000BCH	
No		—	#36	24н	FFFF6CH			
UART (Send completed) ch.0/ch.1	0	13	#37	25н	FFFF68 _H	ICR13	0000BDH	
Extended serial I/O	×	9	#38	26н	FFFF64H			
UART(Reception completed) ch.0/ch.1	Ø	12	#39	27н	FFFF60H	ICR14	0000BEн	
Time-base timer	×	×	#40	28н	FFFF5CH			V
Flash memory status	×	×	#41	29н	FFFF58н	ICR15	0000BFн	
Delay interrupt output module	×	×	#42	2Ан	FFFF54H			Low



(Continued)

- Available. El²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. With a stop request).
- \odot : Available (The interrupt request flag is cleared by the interrupt clear signal).
- \bigtriangleup : Available when any interrupt source sharing ICR is not used.
- \times : Unavailable
- *1 : If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.
- *2: Ch.2 and ch.3 can be used in USB HOST operation.
- Notes : If the same interrupt control register (ICR) has two interrupt factors and the use of the El²OS is permitted, the El²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El²OS is running, it is recommended that you should mask either of the interrupt requests when using the El²OS.
 - The interrupt flag is cleared by the El²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
 - If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the µDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to "0" in the appropriate resource, and take measures by software polling.

USB interrupt factor	Details		
USB function 1	End Point 0-IN, End Point 0-OUT		
USB function 2	End Point 1-5 *		
USB function 3	SUSP, SOF, BRST, WKOP, COHF		
USB function 4	SPIT		
USB HOST1	DIRQ, CHHIRQ, URIRQ, RWKIRQ		
USB HOST2	SOFIRQ, CMPIRQ		

■ CONTENT OF USB INTERRUPTION FACTOR

* : End Point 1 and 2 can be used in USB HOST operation.

USB

1. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

Features of USB function

- Supports USB Full Speed
- Supports full speed (12 Mbps).
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
- Toggle check by data synchronization bit.
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these three commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to a maximum of six EndPoints (EndPoint0 is fixed to control transfer).
- Two built-in transfer data buffers for each end point (one IN buffer and one OUT buffer for end point 0).
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).