

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







16-bit Proprietary Microcontroller

CMOS

F2MC-16LX MB90350 Series

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357TA(S), MB90F357TA(S)

■ DESCRIPTION

The MB90350-series with 1 channel FULL-CAN* interface and Flash ROM is especially designed for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new 0.35 μ m CMOS technology, Fujitsu now offers on-chip Flash-ROM program memory up to 128 Kbytes.

The power supply (3 V) is supplied to the internal MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.


The internal PLL clock frequency multiplier provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock monitor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit freerun timers, 2-channel UART and 15-channel 8/10-bit A/D converter.

*: Controller Area Network (CAN) - License of Robert Bosch GmbH

Note: F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

■ PACKAGES





■ FEATURES

Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- · Built-in clock modulation circuit

• 16 Mbytes CPU memory space

· 24-bit internal addressing

• Clock monitor function (MB90x356x and MB90x357x only)

- · Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

• Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- · Enhanced multiply-divide instructions with sign and RETI instructions
- · Enhanced high-precision computing with 32-bit accumulator

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- · Enhanced various pointer indirect instructions
- · Barrel shift instructions

Increased processing speed

· 4-byte instruction queue

Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (El²OS) : up to 16 channels
- DMA: up to 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

Process

· CMOS technology

• I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

• Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

• Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
 - 16-bit freerun timer: 2 channels (FRT0: ICU0/1, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels
 - 16-bit output compare : (OCU) : 4 channels

• FULL-CAN interface: 1 channel

- Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

• UART (LIN/SCI): 2 channels

- · Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

• I2C interface* : 1 channel

· Up to 400 Kbit/s transfer rate

• DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

 Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

Delay interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- · Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24-MHz machine clock, including sampling time)

• Program patch function

· Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

• Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

(Continued)

• Dual operation flash memory (only flash memory devices with A-suffix)

• Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

• Models that support + 125 °C

- Devices without A-suffix (excluding evaluation device) : The maximum operating frequency is 16 MHz (at $T_A = +125$ °C).
- Devices with A-suffix (excluding evaluation device) : The maximum operating frequency is 24 MHz (at $T_A = +125$ °C).

• Flash security function

Protects the content of Flash memory (MB90F352x and MB90F357x only)

• External bus interface

· 4 Mbytes external memory space

*: I2C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP 1

Part Number	MB90F351,	MB90F351S,	MB90F351A,	MB90F351TA,	MB90F351AS,	MB90F351TAS.	
Parameter	MB90F352	MB90F352S	MB90F352A	MB90F352TA	MB90F352AS	MB90F352TAS	
CPU			F ² MC-16	SLX CPU	I		
System clock			$(\times 1, \times 2, \times 3, \times 4,$ n time : 42 ns (6)	
ROM	Flash memory 64Kbytes: N 128Kbytes: N	1B90F351(S)	64Kbytes: N		MB90F351TA(MB90F352TA(
RAM			4 Kb	ytes			
Emulator-specific power supply*1			_	_			
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Y	es	N	0	
Clock monitor function			N	lo			
Low voltage/CPU operation detection reset	N	lo	No	Yes	No	Yes	
Operating voltage range	4.0 V to 5.5 V		rating (not usin converter/Flash nal bus		r)		
Operating temperature range		5 °C (+125 °C machine clock)	_/III ~ I TO _ I ZO ~ I .				
Package			LQF	P-64			
				nnels			
UART	Special synchi	ronous options	ngs using a dec for adapting to er as master or	different synch	ronous serial pr	rotocols	
I ² C (400 Kbps)			1 cha	annel			
			15 cha	annels			
A/D Converter	10-bit or 8-bit in Conversion ting		cludes sample	time (per one o	channel)		
16-bit Reload Timer (4 channels)		k frequency : fa rnal Event Cou	sys/2¹, fsys/2³, f nt function.	$fsys/2^5$ (fsys = 1	Machine clock f	requency)	
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.						
16-bit I/O Timer (2 channels) Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel Operation clock frequency: fsys, fsys/2¹, fsys/2³, fsys/2³, fsys/2⁴, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2², fsys/2³, fsys/2², fsys/2³, fsys/2², fsys/2²					ys/2 ⁶ , fsys/2 ⁷		
16-bit Output			4 cha	nnels			
16-bit Output Compare	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.						

(Continued)								
Part Number Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS		
raiametei	6 channels							
16-bit Input Capture	Retains freeru interrupt.	n timer value by	r (rising edge, fa		sing & falling ed	ge), signals an		
8/16-bit Programmable Pulse	Cupports 9 hit	8-bit re 8-bit re	eload registers eload registers	counters $ imes$ 12 $$ for L pulse widt	th × 12			
Generator	A pair of 8-bit 8-bit prescaler Operation cloc	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/ 2^1 , fsys/ 2^2 , fsys/ 2^3 , fsys/ 2^4 or 128 μ s@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
			1 cha	annel				
CAN Interface	Automatic re-t Automatic tran Prioritized 16 I Supports multi Flexible config	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks						
	8 channels							
External Interrupt			ng edge, startin ces (El ² OS) and		vel input, extern	al interrupt,		
D/A converter			_	_				
I/O Ports	All push-pull o Bit-wise settab Settable as CN	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory	Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352x only)							
Corresponding EVA name	MB90V340A- 102	MB90V340A- 101	MB90V3	40A-102	MB90V3	340A-101		

^{*1:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

^{*2:} Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

■ PRODUCT LINEUP 2

Part Number	MB90351A,	MB90351TA,	MB90351AS,	MB90351TAS,	MB90V340A-	MB90V340A-	
Parameter	MB90352A	MB90352TA	MB90352AS	MB90352TAS	101	102	
CPU			F ² MC-16	SLX CPU			
System clock			\times 1, \times 2, \times 3, \times 4, n time : 42 ns (LL stops) (4 MHz, PLL ×	6)	
ROM		1B90351A(S), N 1B90352A(S), N			Exte	ernal	
RAM		4 Kt	ytes		30 K	bytes	
Emulator-specific power supply*		_	_		Y	es	
Sub clock pin (X0A, X1A) (Max 100 kHz)	Y	es	N	lo	No	Yes	
Clock monitor function			N	lo			
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo	
Operating voltage range	4.0 V to 5.5 V	at normal opera : at using A/D o : at using exter		A/D converter)	5 V ±	- 10%	
Operating temperature range		–40 °C to	+125 °C		_		
Package		LQF	P-64		PGA	·-299	
UART	Special synchi	baud rate setti	nnels ngs using a dec for adapting to er as master or	different synch	ı imer ronous serial pr	rotocols	
I ² C (400 Kbps)		1 cha	annel		2 cha	ınnels	
A/D Converter	10-bit or 8-bit i	resolution	annels cludes sample	time (per one o		annels	
16-bit Reload Timer (4 channels)		k frequency : fs rnal Event Cou		$fsys/2^5$ (fsys = 1	Machine clock f	requency)	
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. I/O Timer 0 corresponds to ICU 0/1/2/3, OCU 0/1/2 I/O Timer 1 corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					3, OCU 0/1/2/3. rresponds to	
(2 channels)	Supports Time Operation cloc	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁻ (fsys = Machine clock frequency)					

Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102		
40.1.11.0		4 cha	ınnels		8 cha	ınnels		
16-bit Output Compare				atches output c		ers.		
		6 cha	nnels		8 cha	innels		
16-bit Input Capture	Retains freerui interrupt.	n timer value by	r (rising edge, fa	alling edge or ris	sing & falling ed	ge), signals an		
8/16-bit Programmable Pulse	8-bit re	annels (16-bit) 8-bit reload o eload registers eload registers	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16					
Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 cha	innels				
CAN Interface	Automatic re-ti Automatic tran Prioritized 16 r Supports multi Flexible config	ransmission in smission responsessage buffer ple messages. uration of accepare/Full bit ma	onding to Remors for data and	te Frame D				
		8 cha	nnels		16 ch	annels		
External Interrupt	Can be used ri extended intell	vel input, extern	al interrupt,					
D/A converter		_	_		2 cha	innels		
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash Memory				_				
Corresponding EVA name	MB90V3	40A-102	MB90V3	340A-101	_	_		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PRODUCT LINEUP 3

Part Number	MB90F356A,	MB90F356TA,	MB90F356AS,	MB90F356TAS,			
Parameter	MB90F357A	MB90F357TA	MB90F357AS	MB90F357TAS			
CPU	F ² MC-16LX CPU						
System clock			\times 6, 1/2 when PLL stop oscillation clock 4 MHz				
ROM		nemory 56A(S), MB90F356TA(57A(S), MB90F357TA(
RAM		4 Kb	ytes				
Emulator-specific power supply*1		_	_				
Sub clock pin (X0A, X1A)	Ye	es	(internal CR oscilla	lo tion can be used as clock)			
Clock monitor function		Yo	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes			
Operating voltage range		mal operating (not using A/D converter/Flashing external bus					
Operating temperature range		−40 °C to) +125 °C				
Package		LQF	P-64				
UART	Special synchronous	ate settings using a dec	different synchronous	serial protocols			
I ² C (400 Kbps)		1 cha	annel				
		15 cha	annels				
A/D Converter	10-bit or 8-bit resolution Conversion time: Min		time (per one channel))			
16-bit Reload Timer (4 channels)	Operation clock freque Supports External Eve		fsys/2 ⁵ (fsys = Machine	e clock frequency)			
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.						
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)						
16-bit Output			nnels				
Compare	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.						

(Continued)									
Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS					
		6 channels							
16-bit Input Capture	Retains freerun timer vinterrupt.	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals at							
8/16-bit									
Programmable Pulse Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)								
		1 cha	annel						
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.								
	8 channels								
External Interrupt		lge, falling edge, startin O services (El ² OS) and	ig up by H/L level input I DMA.	, external interrupt,					
D/A converter		-	_						
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)								
Flash Memory	Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)								
Corresponding EVA name	MB90V3	40A-104	MB90V3	40A-103					

^{*1:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

^{*2:} Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

■ PRODUCT LINEUP 4

Part Number	MP00256A	MD00256TA	MD002E6AC	MD00256TAC	MB90V340A-	MDOOV240A
Davamatav	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	103	MB90V340A- 104
Parameter CPU			F2MC 16	N COLL		
CPU	On alain DLL a	la ali mandidali an /		SLX CPU		
System clock			\times 1, \times 2, \times 3, \times 4, n time: 42 ns (c			6)
ROM		IB90356A(S), N IB90357A(S), N			Exte	ernal
RAM		4 Kb	ytes		30 K	bytes
Emulator-specific power supply*		_	_		Y	es
Sub clock pin (X0A, X1A)	Ye	es	(internal CR o	lo oscillation can s sub clock)	No (internal CR oscillation can be used as sub clock)	Yes
Clock monitor function			Ye	es		
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No	
Operating voltage range	4.0 V to 5.5 V	at normal opera : at using A/D o : at using exter		A/D converter)	5 V ±	: 10%
Operating temperature range		–40 °C to	+125 °C		_	_
Package		LQF	P-64		PGA-299	
		2 cha	ınnels		5 cha	nnels
UART	Special synchi	onous options	ngs using a dec for adapting to er as master or	different synchi	ronous serial pr	otocols
I ² C (400 Kbps)		1 cha	annel		2 cha	nnels
		15 ch	annels		24 ch	annels
A/D Converter	10-bit or 8-bit in Conversion time		cludes sample	time (per one o	channel)	
16-bit Reload Timer (4 channels)		k frequency : fa rnal Event Cou	sys/2¹, fsys/2³, f nt function.	sys/ 2^5 (fsys = I	Machine clock f	requency)
16-bit I/O Timer	I/O Timer 1 (clock input FRCK1) corresponds to					, OĊU 0/1/2/3.
(2 channels)	Supports Time Operation cloc		match with Ou sys, fsys/21, fsys			ys/2 ⁶ , fsys/2 ⁷

Part Number Parameter	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104	
16-bit Output		4 cha	innels		8 cha	innels	
Compare			bit I/O Timer m an be used to g			gisters.	
		6 cha	ınnels		8 cha	innels	
16-bit Input Capture	Retains freerui interrupt.	n timer value by	r (rising edge, fa	ılling edge or ris	sing & falling ed	ge), signals an	
8/16-bit Programmable Pulse	8-bit re	8-bit reload o eload registers	/10 channels (8 counters × 12 for L pulse widt for H pulse wid	h × 12	nels (8-bit reload o 8-bit reload L pulse w 8-bit reload	8 channels (16-bit)/16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16	
Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
		1 cha	3 cha	innels			
CAN Interface	Automatic re-ti Automatic tran Prioritized 16 r Supports multi Flexible config	ansmission in smission responsessage buffer ple messages. uration of acce	onding to Remors for data and I	te Frame D			
		8 cha	ınnels		16 ch	annels	
External Interrupt	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt extended intelligent I/O services (El ² OS) and DMA.						
D/A converter		_	_		2 cha	innels	
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory							
Corresponding EVA name	MB90V3	40A-104	MB90V3	40A-103	_	_	

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PACKAGES AND PRODUCT CORRESPONDENCE

Package	MB90V340A -101 -102 -103 -104	MB90F351 MB90F351S MB90F352 MB90F352S	MB90F351A (S) , MB90F351TA (S) MB90F352A (S) , MB90F352TA (S) MB90F356A (S) , MB90F356TA (S) MB90F357A (S) , MB90F357TA (S) MB90351A (S) , MB90351TA (S) MB90352A (S) , MB90352TA (S) MB90356A (S) , MB90356TA (S) MB90357A (S) , MB90357TA (S)
PGA-299C-A01	0	×	×
FPT-64P-M09 (12 mm, 0.65 mm pitch)	×	0	×
FPT-64P-M23 (12 mm, 0.65 mm pitch)	×	×	0
FPT-64P-M24 (10 mm, 0.50 mm pitch)	×	×	O*


^{*:} This device is under development.

 \bigcirc : Yes, \times : No

Note: Refer to "■ PACKAGE DIMENSIONS" for detail of each package.

■ PIN ASSIGNMENTS

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352TA(S), MB90352TA(S), MB90356TA(S), MB90357TA(S), MB907TA(S), MB907T



■ PIN DESCRIPTION

Pin No.	Pin name	Circuit type	Function
46	X1		Oscillation output pin
47	X0	Α	Oscillation input pin
45	RST	Е	Reset input pin
	P62 to P67		General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
3 to 8	PPG4 (5), 6 (7), 8 (9), A (B), C (D), E (F)	I	Output pins for PPGs
	P50		General purpose I/O port
9	AN8	0	Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
	P51		General purpose I/O port
10	AN9	- 1	Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
	P52		General purpose I/O port
11	AN10	- 1	Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
	P53		General purpose I/O port
12	AN11	- 1	Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
	P54		General purpose I/O port
13	AN12	I	Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14 15	P55, P56		General purpose I/O ports
14, 15	AN13, AN14	ļ	Analog input pins for A/D converter
	P42		General purpose I/O port
16	IN6	F	Data sample input pin for input capture ICU6
10	RX1	Г	RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
	P43		General purpose I/O port
17	IN7	F	Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)
19, 20	X0A, X1A	В	X0A: Oscillation input pins for sub clock X1A: Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104)

Pin No.	Din nama	Circuit	Frankian
LQFP64*	Pin name	type	Function
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.
	INT8 to INT15		External interrupt request input pins for INT8 to INT15
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.
	TIN1		Event input pin for reload timer1
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.
	TOT1		Output pin for reload timer1
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
34	AD10	N	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.
	SIN3		Serial data input pin for UART3
	INT11R		External interrupt request input pin for INT11
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.
	SOT3		Serial data output pin for UART3
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.
	SCK3		Clock input/output pin for UART3
37	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
37	AD13	IN IN	Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.
38	P16	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
30	AD14	G	Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.

Pin No.	Din nome	Circuit	Firmation			
LQFP64*	Pin name	type	Function			
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
39	AD15	d	Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.			
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.			
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.			
	PPG9 (8) , PPGB (A) , PPGD (C) , PPGF (E)		Output pins for PPGs			
	P24		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.			
44	A20	G	Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.			
	IN0		Data sample input pin for input capture ICU0			
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.			
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.			
	IN1		Data sample input pin for input capture ICU1			
	ADTG		Trigger input pin for A/D converter			
	P44		General purpose I/O port			
52	SDA0	Н	Serial data I/O pin for I ² C 0			
	FRCK0		Input pin for the 16-bit I/O Timer 0			
	P45		General purpose I/O port			
53	SCL0 FRCK1	Н	Serial clock I/O pin for I ² C 0			
			Input pin for the 16-bit I/O Timer 1			


Pin No.		Circuit		
LQFP64*	Pin name	type	Function	
54	P30	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
	ALE		Address latch enable output pin. This function is enabled when external bus is enabled.	
	IN4		Data sample input pin for input capture ICU4	
55	P31	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	
	RD		Read strobe output pin for data bus. This function is enabled when external bus is enabled.	
	IN5		Data sample input pin for input capture ICU5	
56	P32	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.	
	WR/WRL		Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WR}L$ pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access. \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access.	
	INT10R		External interrupt request input pin for INT10	
57	P33	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the $\overline{\text{WRH}}$ pin output disabled.	
	WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.	
	P34	- G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.	
58	HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.	
	OUT4		Waveform output pin for output compare OCU4	
59	P35	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.	
	HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.	
	OUT5		Waveform output pin for output compare OCU5	
60	P36	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.	
	RDY		Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.	
	OUT6		Waveform output pin for output compare OCU6	


Pin No.	Pin name C	Circuit	Function	
LQFP64*	type		Function	
61	P37	- G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.	
	CLK		CLK output pin. This function is enabled when both the external bus and CLK output are enabled.	
	OUT7		Waveform output pin for output compare OCU7	
62, 63	P60, P61	I	General purpose I/O ports	
	AN0, AN1		Analog input pins for A/D converter	
64	AVcc	K	Vcc power input pin for analog circuits	
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.	
1	AVss	K	Vss power input pin for analog circuits	
22, 23	MD1, MD0	С	Input pins for specifying the operating mode	
21	MD2	D	Input pin for specifying the operating mode	
49	Vcc	_	Power (3.5 V to 5.5 V) input pin	
18, 48	Vss		Power (0 V) input pins	
50	С	K	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.	


^{*:} FPT-64P-M09, FPT-64P-M23, FPT-64P-M24

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 Xout X0 Standby control signal	Oscillation circuit • High-speed oscillation feedback resistor = approx. 1 MΩ
В	X1A Xout X0A Standby control signal	Oscillation circuit • Low-speed oscillation feedback resistor = approx. 10 MΩ
С	R CMOS hysteresis inputs	Mask ROM device:
D	R CMOS hysteresis inputs	Mask ROM device:
E	Pull-up resistor R CMOS hysteresis inputs	CMOS hysteresis input pin • Pull-up resistor value: approx. 50 kΩ







■ HANDLING DEVICES

Special care is required for the following when handling the device :

- · Preventing latch-up
- · Treatment of unused pins
- Using external clock
- · Precautions for when not using a sub clock signal
- · Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- · Pull-up/down resistors
- · Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- · Connection of Unused Pins of A/D Converter
- · Notes on Energization
- · Stabilization of power supply voltage
- · Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- · Notes on using CAN Function
- · Flash security Function
- Correspondence with T_A = + 105 °C or more
- · Low voltage/CPU operation detection reset circuit
- Internal CR oscillation circuit

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.


2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


6. Power supply pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent such malfunctioning as latch up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a low impedance.

 As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



7. Pull-up/down resistors

The MB90350 series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.