imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM[™] and SRAM, Traveo[™] microcontrollers, the industry's only PSoC[®] programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense[®] capacitive touch-sensing controllers, and Wireless BLE Bluetooth[®] Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

16-bit Microcontroller

CMOS

F²MC-16LX MB90800 Series

MB90803/803S/F803/F803S/F804-101/ MB90F804-201/F809/F809S/V800

DESCRIPTION

The MB90800 series is a general-purpose 16-bit microcontroller that has been developed for high-speed realtime processing required for industrial and office automation equipment and process control, etc. The LCD controller of 48 segment four common is built into.

Instruction set has taken over the same AT architecture as in the F²MC-8L and F²MC-16L, and is further enhanced to support high level languages, extend addressing mode, enhanced divide/multiply instructions with sign and enrichment of bit processing. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note: F²MC is the abbreviation of Fujitsu Flexible Microcontroller.

■ FEATURES

- Clock
 - Built-in PLL clock frequency multiplication circuit
 - Operating clock (PLL clock) : divided-by-2 of oscillation (at oscillation of 6.25 MHz) or
 - 1 to 4 times the oscillation (at oscillation of 6.25 MHz to 25 MHz).
 - Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock, operation at Vcc = 3.3 V)
- The maximum memory space:16 Mbytes
 - · 24-bit internal addressing
 - Bank addressing

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

Optimized instruction set for controller applications

- · Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- High code efficiency
- · Enhanced high-precision computing with 32-bit accumulator
- · Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- · Instruction set has symmetry and barrel shift instructions

• Program Patch Function (2 address pointer)

• 4-byte instruction queue

• Interrupt function

- The priority level can be set to programmable.
- Interrupt function with 32 factors

Data transfer function

• Expanded intelligent I/O service function (El²OS): Maximum of 16 channels

• Low Power Consumption Mode

- Sleep mode (a mode that halts CPU operating clock)
- Time-base timer mode (a mode that operates oscillation clock and time-base timer)
- · Watch mode (mode in which only the subclock and watch timers operate)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU blocking mode (operating CPU at each set cycle)

• Package

- QFP-100 (FPT-100P-M06 : 0.65 mm lead pitch)
- Process : CMOS technology

■ PRODUCT LINEUP

P Item	art number	MB90V800- 101/201	MB90F804- 101/201	MB90803/ MB90803S	MB90F803/ MB90F803S	MB90F809/ MB90F809S		
Туре		Evaluation product	Flash memory products	Mask ROM prod- ucts	ask ROM prod- ucts Flash memory products			
System	clock	On-chip PLL clock multiplication method(\times 1, \times 2, \times 3, \times 4, 1/2 when PLL stops) Minimum instruction execution time of 40.0 ns (at oscillation of 6.25 MHz, four times the PLL clock)						
Sub cloc	k	With sub clock: Without sub cloc	201 option k: 101 option	With sub clock: Without sub clock:	Part number of produ Part number of prod	icts without "S" suffix ducts with "S" suffix		
ROM ca	pacity	No	256 Kbytes	128 Kbytes	128 Kbytes dual operation	192 Kbytes		
RAM ca	oacity	28 Kbytes	16 Kbytes	4 Kbytes	4 Kbytes	10 Kbytes		
CPU functions		Number of basic instructions : 351 Minimum instruction execution time : 40.0 ns/6.25 MHz oscillator (When four times is used : machine clock 25 MHz, Power supply voltage : 3.3 V ± 0.3 V) Addressing type : 23 types Program Patch Function : 2 address pointers The maximum memory space : 16 Mbytes						
Ports		I/O port (CMOS) 68 ports (shared with resources), (70 ports when the subclock is not used)						
LCD controlle	er/driver	Segment driver that can drive the LCD panel (liquid crystal display) directly, and common driver 48 SEG \times 4 COM						
10 64	16-bit free-run timer	1 channel Overflow interru	1 channel Overflow interrupt					
input/ output	Output compare (OCU)	2 channels Pin input factor:	2 channels Pin input factor: matching of the compare register					
	Input capture (ICU)	2 channels Rewriting a regis	2 channels Rewriting a register value upon a pin input (rising edge, falling edge, or both edges)					
16-bit Reload Timer		16-bit reload timer operation (toggle output, single shot output selectable) The event count function is optional. The event count function is optional. Three channels are built in.						
16-bit PPG timer		Output pin \times 2 ports Operating clock frequency : fcp, fcp/22, fcp/24, fcp/26 Two channels are built in.						
Time-base timer				1 channel				
Watchdo	og timer			1 channel				
Timer clo output circuit	ock	Clock with a frec output externally	uency of external	input clock divided b	by 16/32/64/128 car	ı be		
I ² C bus		I ² C Interface. 1 c	hannel is built-in.					

Part number Item	MB90V800- 101/201	MB90F804- 101/201	MB90803/ MB90803S	MB90F803/ MB90F803S	MB90F809/ MB90F809S			
8/10-bit A/D converter	12 channels (in The 8-bit resolu Conversion time	12 channels (input multiplex) The 8-bit resolution or 10-bit resolution can be set. Conversion time : 5.9 μs (When machine clock 16.8 MHz works).						
UART	Full-duplex dou Asynchronous/s Two channels a	-ull-duplex double buffer Asynchronous/synchronous transmit (with start/stop bits) are supported. Fwo channels are built in.						
Extended I/O serial interface	Two channels are built in.							
Interrupt delay interrupt	One channel	One channel						
DTP/External interrupt	4 channels Interrupt causes : "L" \rightarrow "H" edge/"H" \rightarrow "L" edge/"L" level/"H" level selectable				ble			
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Watch mode/Stop mode/CPU intermittent mode							
Process	CMOS							
Operating voltage			2.7 V to 3.6	V				

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function	
92, 93	X1, X0	A	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the x1 pi unconnected.	
12 14	X0A, X1A	В	Oscillation status	It is 32 kHz oscillation pin. (Dual-line model)	
13, 14	P90, P91	G	Port input (High-Z)	General purpose input/output port. (Single-line model)	
51	MD2	М	Mode Pins	Input pin for selecting operation mode. Connect directly to Vss.	
52, 53	MD1, MD0	L	Mode Pins	Input pin for selecting operation mode. Connect directly to Vcc.	
54	RST	K	Reset input	External reset input pin.	
63, 64, 67 to 76	SEG0 to SEG11	D	LCD SEG output	A segment output terminal of the LCD controller/ driver.	
77 to 84	SEG12 to SEG19	E		A segment output terminal of the LCD controller/ driver.	
	P00 to P07			General purpose input/output port.	
85 to 89, 94 to 96	SEG20 to SEG27	E		A segment output terminal of the LCD controller/ driver.	
	P10 to P17			General purpose input/output port.	
97 to 100, 1 to 4	SEG28 to SEG35	E		A segment output terminal of the LCD controller/ driver.	
	P20 to P27		Port input	General purpose input/output port.	
	SEG36		(High-Z)	A segment output terminal of the LCD controller/ driver.	
5	P30	F		General purpose input/output port.	
	SO3			Serial data output pin of serial I/O ch.3. Valid when serial data output of serial I/O ch.3 is enabled.	
	SEG37			A segment output terminal of the LCD controller/ driver.	
6	P31	Е		General purpose input/output port.	
	SC3			Serial clock I/O pin of serial I/O ch.3. Valid when serial clock output of serial I/O ch.3 is enabled.	

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	SEG38			A segment output terminal of the LCD controller/ driver.
7	P32	F		General purpose input/output port.
1	SI3	L		Serial data input pin of serial I/O ch.3. This pin may be used during serial I/O ch.3 in input mode, so it cannot use as other pin function.
	SEG39			A segment output terminal of the LCD controller/ driver.
8	P33	Е		General purpose input/output port.
	TMCK			Timer clock output pin. It is effective when permitting the power output.
0.40	SEG40, SEG41	L		A segment output terminal of the LCD controller/ driver.
9, 10	P34, P35	E		General purpose input/output port.
	IC0, IC1			External trigger input pin of input capture ch.0/ch.1.
	SEG42, SEG43			A segment output terminal of the LCD controller/ driver.
11, 12	P36, P37	Е	Port input	General purpose input/output port.
	OCU0, OCU1		(High-Z)	Output terminal for the output compares ch.0/ch.1.
17 to 21	LED0 to LED4	F		It is a output terminal for LED ($I_{OL} = 15 \text{ mA}$).
	P40 to P44			General purpose input/output port.
	LED5 to LED7			It is a output terminal for LED ($I_{OL} = 15 \text{ mA}$).
22 to 24	P45 to P47	F		General purpose input/output port.
	TOT0 to TOT2			External event output pin of reload timer ch.0 to ch.2. It is effective when permitting the external event output.
	SEG44, SEG45			A segment output terminal of the LCD controller/ driver.
25, 26	P50, P51	Е		General purpose input/output port.
	TINO, TIN1			External clock input pin of reload timer ch.0, ch.1. It is effective when permitting the external clock input.

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	SEG46			A segment output terminal of the LCD controller/ driver.
	P52			General purpose input/output port.
27	TIN2	E		External clock input pin of reload timer ch.2. It is effective when permitting the external clock input.
	PPG0			PPG timer (ch.0) output pin.
20	SEG47	_		A segment output terminal of the LCD controller/ driver.
28	P53	E		General purpose input/output port.
	PPG1			PPG (ch.1) timer output pin.
29	SIO	G	Port input (High-Z)	Serial data input pin of UART ch.0. This pin may be used during UART ch.0 in receiving mode, so it cannot use as other pin function.
	P54			General purpose input/output port.
30	SC0	G		Serial clock input/output pin of UART ch.0. It is effective when permitting the serial clock output of UART ch.0.
	P55			General purpose input/output port.
31	SO0	G		Serial data output pin of UART ch.0. It is effective when permitting the serial clock output of UART ch.0.
	P56			General purpose input/output port.
33	SI1	G		Serial data input pin of UART ch.1. This pin may be used during UART ch.1 in receiving mode, so it cannot use as other pin function.
	P57			General purpose input/output port.
34	P76	G		General purpose input/output port.
36 to 40	AN0 to AN4	I		Analog input pin ch.0 to ch.4 of A/D converter. Enabled when analog input setting is "enabled" (set by ADER).
	P60 to P64			General purpose input/output port.

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function	
	AN5 to AN7			Analog input pin ch.5 to ch.7 of A/D converter. Enabled when analog input setting is "enabled".	
41 to 43	P65 to P67	I		General purpose input/output port.	
	INT0 to INT2		Analog input (High-Z)	Functions as an external interrupt ch.0 to ch.2 input pin.	
	AN8			Analog input pin ch.8 of A/D converter. Enabled when analog input setting is "enabled".	
45	P70	I		General purpose input/output port.	
	INT3			Functions as an external interrupt ch.3 input pin.	
	AN9	I		Analog input pin ch.9 of A/D converter. Enabled when analog input setting is "enabled".	
46	P71			General purpose input/output port.	
	SC1			Serial clock input/output pin of UART ch.1. It is effective when permitting the serial clock output of UART ch.1.	
	AN10			Analog input pin ch.10 of A/D converter. Enabled when analog input setting is "enabled".	
47	P72	1	Port input	General purpose input/output port.	
	SO1	ſ	(High-Z)	Serial data output pin of serial I/O ch.1. Valid when serial data output of serial I/O ch.1 is enabled.	
	AN11			Analog input pin ch.11 of A/D converter. Enabled when analog input setting is "enabled".	
48	P73	I		General purpose input/output port.	
	SI2	ı		Serial data input pin of serial I/O ch.2. This pin may be used during serial I/O ch.2 in input mode, so it cannot use as other pin function.	

(Continued)

Pin No.	Pin Name	I/O Circuit Type*	Status/function at reset	Function
	SDA			Data input/output pin of I ² C Interface. This pin is enabled when the I ² C interface is operated. While the I ² C interface is running, the port must be set for input use.
49	P74	Н		General purpose input/output port. (N-ch open-drain, withstand voltage of 5 V.)
	SC2		Port input	Serial clock input pin of serial I/O ch.2. Valid when serial clock output of serial I/O ch.2 is enabled.
	SCL		(High-Z)	Clock input/output pin of I ² C Interface. This pin is enabled when the I ² C interface is operated. While the I ² C interface is running, the port must be set for input use.
50	P75	Н		General purpose input/output port. (N-ch open-drain, withstand voltage of 5 V.)
	SO2			Serial data output pin of serial I/O ch.2. Valid when serial data output of serial I/O ch.2 is enabled.
55 to 57	V0 to V2	J	LCD drive power	LCD controller/driver. Reference power terminals of LCD controller/driver.
	P80 to P82		supply input	General purpose input/output port.
59, 60	COM0, COM1	D	LCD COM output	A common output terminal of the LCD controller/ driver.
	P83, P84		Port input	General purpose input/output port.
61, 62	COM2, COM3	E	(High-Z)	A common output terminal of the LCD controller/ driver.
32	AVcc	С		A/D converter exclusive power supply input pin.
35	AVss	С		A/D converter-exclusive GND power supply pin.
58	V3	J	Power supply	LCD controller/driver Reference power terminals of LCD controller/driver.
15, 65, 90	Vcc			These are power supply input pins.
16, 44, 66, 91	Vss			GND power supply pin.

* : Refer to "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	P-ch N-ch M-ch M-ch M-ch M-ch M-ch M-ch M-ch M	 CMOS output (Heavy-current lo∟ =15 mA for LED drive) CMOS hysteresis input (With input interception function at standby)
G	P-ch N-ch M-ch M-ch M-ch M-ch M-ch M-ch M-ch M	 CMOS output CMOS hysteresis input (With input interception function at standby) Notes : • The I/O port and internal resources share one output buffer for their outputs. • The I/O port and internal resources share one input buffer for their input.
Н	N-ch Nout N-ch Nout R CMOS hysteresis input Standby control signal	 CMOS hysteresis input (With input interception function at standby) N-ch open drain output
I	P-ch R CMOS hysteresis input Standby control signal A/D converter Analog input	 CMOS output CMOS hysteresis input (With input interception function at standby) Analog input (If the bit of analog input enable register = 1, the analog input of A/D converter is enabled.) Notes : • The I/O port and internal resources share one output buffer for their outputs. The I/O port and internal resources share one input buffer for their inputs.

Type	Circuit	Remarks
J	P-ch N-ch R CMOS hysteresis input Standby control signal LCD drive power supply	 CMOS output CMOS hysteresis input (With input interception function at standby) LCD drive power supply input
К	R R R R R R R R R R R R R R R R R R R	CMOS hysteresis input with pull-up resistor.
L	CMOS hysteresis input	CMOS hysteresis input
М	CMOS hysteresis input	CMOS hysteresis input with pull-down resistor

■ HANDLING DEVICES

1. Preventing Latch-up, Turning on Power Supply

Latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins,
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- If the AVcc power supply is turned on before the Vcc voltage.

Ensure that you apply a voltage to the analog power supply at the same time as V_{CC} or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as V_{CC} and the digital power supply).

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using CMOS IC, take great care to prevent the occurrence of latch-up.

2. Treatment of unused pins

If unused input pins are left open, they may cause abnormal operation or latch-up which may lead to permanent damage to the semiconductor. Any such pins should be pulled up or pulled down through resistance of at least $2 \text{ k}\Omega$.

Any unused input/output pins should be left open in output status, or if found set to input status, they should be treated in the same way as input pins.

Any unused output pins should be left open.

3. Treatment of A/D converter power supply pins

Even if the A/D converter is not used, pins should be connected so that AVcc = Vcc, and AVss = Vss.

4. About the attention when the external clock is used

In using an external clock, drive pin X0 only and leave pin X1 open. The example of using an external clock is shown below.



Please set XOA = GND and X1A = open without subclock mode. The following figure shows the using sample.



5. Treatment of power supply pins (Vcc/Vss)

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect all power supply pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between V_{CC} and V_{SS} near this device.

6. About Crystal oscillators circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1 pins and X0A/X1A pins, the crystal oscillator (or the ceramic oscillator) and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0/X1 pins and X0A/X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

7. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

8. Stabilization of Supply Power Supply

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

9. Note on Using the two-subsystem product as one-subsystem product

If you are using only one subsystem of the MB90800 series that come in one two-subsystem product, use it with $XOA = V_{SS}$ and X1A = OPEN.

10. Write to FLASH

Ensure that you must write to FLASH at the operating voltage $V_{CC} = 3.0$ V to 3.6 V.

BLOCK DIAGRAM





Memory Map of MB90800 Series

- Notes : When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF4000H to FFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.
 - The ROM mirror function is for using the C compiler small model.
 - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Note that because the ROM area of bank FF exceeds.

32 Kbytes, all data in the ROM area cannot be shown in mirror image in bank 00.

• When the C compiler small model is used, the data table can be shown as mirror image at "008000^H to 00FFFFH "by storing the data table at "FF8000^H to FFFFFH". Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.

■ F²MC-16L CPU Programming model

• Dedicated Registers



General purpose registers



Processor status



FUITSU

■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value		
00000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXXB		
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB		
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXXB		
00003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB		
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXXB		
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXXXB		
00006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXXB		
000007н	PDR7	Port 7 data register	R/W	Port 7	- XXXXXXXB		
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXX _В		
000009н	PDR9	Port 9 data register	R/W	Port 9	ХХв		
00000Ан to 00000Fн	Prohibited						
000010н	DDR0	Port 0 direction register	R/W	Port 0	0 0 0 0 0 0 0 0 0 _B		
000011н	DDR1	Port 1 direction register	R/W	Port 1	0 0 0 0 0 0 0 0 0 _B		
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000		
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000		
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000		
000015 н	DDR5	Port 5 direction register	R/W	Port 5	00000000		
000016н	DDR6	Port 6 direction register	R/W	Port 6	0 0 0 0 0 0 0 0 _B		
000017н	DDR7	Port 7 direction register	R/W	Port 7	- 0 0 0 0 0 0 0 _B		
000018 н	DDR8	Port 8 direction register	R/W	Port 8	00000		
000019 н	DDR9	Port 9 direction register	R/W	Port 9	0 Ов		
00001Ан to 00001Dн		Prohibite	ed				
00001Eн	ADER0	Analog input enable 0 register	R/W	Port 6, A/D	11111111 в		
00001Fн	ADER1	Analog input enable 1 register	R/W	Port 7, A/D	1111в		
000020н	SMR0	Serial mode register	R/W		00000-00в		
000021н	SCR0	Serial control register	R/W		00000100 _B		
000022н	SIDR0/ SODR0	Serial input/output register	R/W	UART0	XXXXXXXXB		
000023н	SSR0	Serial data register	R/W		0000100 _B		
000024н		Prohibite	d				
000025н	CDCR0	Communication prescaler control register	R/W	Prescaler 0	000000в		
000026 _H		Prohibite	ed —				
000027н			~				

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000028н	SMR1	Serial mode register	R/W		00000-00в
000029н	SCR1	Serial control register	R/W, W		00000100в
00002Ан	SIDR1/ SODR1	Serial input/output register R/W UART1			XXXXXXXXB
00002Вн	SSR1	Serial data register	00001000в		
00002Сн		Prohibite	ed		
00002Dн	CDCR1	Communication prescaler control register	Prescaler 1	000000в	
00002Ен		Prohibite	h	·	
00002Fн		TIONDA	⁵ u		
000030н	ENIR	Interrupt/DTP enable	R/W		0000
000031н	EIRR	Interrupt/DTP source	R/W	External interrupt	XXXX _в
000032н	ELVR	Request level set register	R/W		0 0 0 0 0 0 0 0 0 _B
000033н		Prohibite	ed	·	
000034н	ADCS0	Control status register (lower)	R/W		00в
000035н	ADCS1	Control status register (upper)	W, R/W	A/D convertor	00000000B
000036н	ADCR0	Data register (lower)	R	A/D converter	XXXXXXXXB
000037н	ADCR1	Data register (upper)	R, W		00101-ХХв
000038н		Prohibite	ed		
000039н	ADMR	A/D conversion channel set register	R/W	A/D converter	00000000B
00003Ан		Compare clear register			XXXXXXXXB
00003Вн	OFULN	Compare clear register			XXXXXXXXB
00003Сн	торт	Timor counter data register			00000000B
00003Dн	ТСОТ			16-bit free-run	00000000B
00003Ен	TCCSL	Timer counter control/status register (lower)	R/W	timer	0 0 0 0 0 0 0 0 0 _B
00003Fн	TCCSH	Timer counter control/status register (upper)	R/W		0 0 0 0 0 0в
000040н to 000043н		Prohibite	ed		
000044н	IPCP0	Input capture data register 0			XXXXXXXXB
000045н			B		XXXXXXXXB
000046н	IPCP1	Input capture data register 1		Input Capture 0/1	XXXXXXXXB
000047н					XXXXXXXXB
000048н	ICS01	Control status register	R/W		00000000 _B
000049н		Prohibite	ed		
00004Ан	OCCPO	Compare register 0	B/W		0000000B
00004Bн			I U/ V V	Output compare 0	0 0 0 0 0 0 0 0 0 _B
00004CH	OCCP1	Compare register 1	B/W	Output compare 1	00000000
00004Dн			11/ VV	Output compare 1	0 0 0 0 0 0 0 0 0 _B

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value		
00004Ен	OCSL	Control status register (lower)	R/W	Output Compare	000000в		
00004Fн	OCSH	Control status register (upper)	R/W	0/1	00000		
000050н	TMCSR0L	Timer control status register (lower)	R/W		00000000 _B		
000051н	TMCSR0H	Timer control status register (upper)	R/W	16-bit reload	0000		
000052н	TMR0/	16 bit timer register/Poload register	D/M	timer 0	XXXXXXXXB		
000053н	TMRLR0	To-bit timer register/neroad register			XXXXXXXXB		
000054н	TMCSR1L	Timer control status register (lower)	R/W		00000000 _B		
000055н	TMCSR1H	Timer control status register (upper)	R/W	16-bit reload	0000		
000056н	TMR1/	16 bit timer register/Poload register	D/M	timer 1	XXXXXXXXB		
000057н	TMRLR1				XXXXXXXXB		
000058н	TMCSR2L	Timer control status register (lower)	R/W		00000000 _B		
000059 н	TMCSR2H	Timer control status register (upper)	R/W	16-bit reload	0000		
00005Ан	TMR2/	16-bit timor register/Relead register	R/W	timer 2	XXXXXXXXB		
00005Вн	TMRLR2	To bit timer register/neroad register	11/ VV		XXXXXXXXB		
00005Сн	LCRL	LCDC control register (lower)	R/W	LOD controller/	0001000в		
00005Dн	LCRH	LCDC control register (upper)	R/W	driver	00000000 _B		
00005Ен	LCRR	LCDC range register	R/W		00000000 _B		
00005Fн		Prohibite	ed				
000060н	SMCSO	Sorial mode control status register	R, R/W	SIO	0000010в		
000061н	300000	Senai mode control status register	R/W	(Extended Serial	0000		
000062н	SDR0	Serial Data Register	R/W	I/O)	XXXXXXXXB		
000063н	SDCR0	Communication prescaler control register	R/W	Communication prescaler (SIO)	0 0 0 0 0 _B		
000064н	SMCS1	Serial mode control status register	R, R/W	SIO	0000010в		
000065н	00001	Senai mode control status register	R/W	(Extended Serial	ОООО _В		
000066н	SDR1	Serial Data Register	R/W	I/O)	XXXXXXXXB		
000067н	SDCR1	Communication prescaler control register	R/W	Communication prescaler (SIO)	0 0 0 0 0 _B		
000068н	Drohibitad						
000069н	Pronibited						
00006Ан	IBSR	I ² C status register	R		0 0 0 0 0 0 0 0 0 _B		
00006Вн	IBCR	I ² C control register	R/W		0 0 0 0 0 0 0 0 0 _B		
00006CH	ICCR	I ² C clock control register	R/W	I ² C	XX0XXXXXB		
00006DH	IADR	I ² C address register	R/W		XXXXXXXXB		
00006Eн	IDAR	I ² C data register	R/W		XXXXXXXXB		
00006Fн	ROMM	ROM mirror function select register	R/W, W	ROM mirror	XXXXXXX1 _B		

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
000070н	PDCRL0	PDCRL0/PDCRH0 PPG down counter			11111111 _В			
000071н	PDCRH0	register	11111111 _В					
000072н	PCSRL0	PCSRL0/PCSRH0 PPG cycle set	W		XXXXXXXXB			
000073н	PCSRH0	register		16-bit	XXXXXXXXB			
000074н	PDUTL0	PDUTL0/PDUTH0 PPG duty setting	W	PPG0	XXXXXXXXB			
000075н	PDUTH0	register			XXXXXXXXB			
000076н	PCNTL0	PCNTL0/PCNTH0 PPG control status	R/W		000000			
000077н	PCNTH0	register			000000-в			
000078н	PDCRL1	PDCRL1/PDCRH1 PPG down counter	R		1111111 _В			
000079н	PDCRH1	register			1111111 _В			
00007Ан	PCSRL1	PCSRL1/PCSRH1 PPG cycle set	\M/		XXXXXXXXB			
00007Вн	PCSRH1	register	vv	16-bit	XXXXXXXXB			
00007Сн	PDUTL1	PDUTL1/PDUTH1 PPG duty setting	۱۸/	PPG1	XXXXXXXXB			
00007Dн	PDUTH1	register	vv		XXXXXXXXB			
00007Ен	PCNTL1	PCNTL1/PCNTH1 PPG control status	R/W		000000в			
00007F н	PCNTH1	register			000000-в			
000080н to 000095н	(Reserved)							
000096н	Prohibited							
000097н	(Reserved)							
000098⊦ to	Prohibited							
	PACSP	POM correction control register	POM Correction	00000000				
00009EH	FACON	Delayed interrupt source generated/	n/ vv		0000000			
00009Ен	DIRR	release register	R/W	Delayed interrupt	Ов			
0000А0н	LPMCR	Low power consumption mode control register	R/W, W	Low power consumption	00011000в			
0000A1 н	CKSCR	Clock selector register	R/W, R	control circuit	1111100в			
0000A2н to 0000A7н	Prohibited							
0000A8H	WDTC	Watchdog timer control register	R, W	Watchdog timer	XXXXX 1 1 1 _B			
0000 А 9н	TBTC	Time-base timer control register R/W. W Time-base timer		1 0 0 1 0 0в				
0000ААн	WTC	Watch timer control register	R/W, R	Watch timer (Sub clock)	1 X0 1 1 0 0 0 _B			
0000ABн to 0000ADн	Prohibited							

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value	
0000AEH	FMCS	Flash control register	R/W	Flash I/F	000X000 _B	
0000AF _H	TMCS	Timer clock output control register	R/W	Timer clock divide	XXXXX 0 0 0 _B	
0000В0н	ICR00	Interrupt control register 00	R/W, W, R		00000111 _B	
0000B1 н	ICR01	Interrupt control register 01	R/W, W, R		00000111 _B	
0000B2н	ICR02	Interrupt control register 02	R/W, W, R		00000111 _B	
0000ВЗн	ICR03	Interrupt control register 03	R/W, W, R		00000111 _B	
0000В4н	ICR04	Interrupt control register 04	R/W, W, R		00000111в	
0000В5н	ICR05	Interrupt control register 05	R/W, W, R		00000111в	
0000В6н	ICR06	Interrupt control register 06	R/W, W, R		00000111в	
0000В7 н	ICR07	Interrupt control register 07	R/W, W, R	Interrupt	00000111в	
0000B8H	ICR08	Interrupt control register 08	R/W, W, R	controller	00000111в	
0000В9н	ICR09	Interrupt control register 09	R/W, W, R		00000111в	
0000ВАн	ICR10	Interrupt control register 10	R/W, W, R		00000111в	
0000ВВн	ICR11	Interrupt control register 11	R/W, W, R		00000111в	
0000ВСн	ICR12	Interrupt control register 12	R/W, W, R		00000111в	
0000BDH	ICR13	Interrupt control register 13	R/W, W, R		00000111в	
0000BEH	ICR14	Interrupt control register 14	R/W, W, R		00000111в	
0000BFн	ICR15	Interrupt control register 15	R/W, W, R		00000111в	
0000CAH	FWR0	Flash Program Control Register 0	R/W	Flash I/F	00000000 _B	
0000СВн	FWR1	Flash Program Control Register 1	R/W	(MB90F803/S	00000000	
0000ССн	SSR0	Sector Conversion Setting Register	R/W	only object)	0 0 XXXXX 0 _B	
001FF0н		Program address detection register 0	R/W		XXXXXXXXB	
001FF1н	PADR0			Address	XXXXXXXXB	
001FF2н				matching	XXXXXXXXB	
001FF3н		Program address detection register 1	R/W	detection	XXXXXXXXB	
001FF4н	PADR1			function	XXXXXXXXB	
001FF5н	1				XXXXXXXXB	
007900н				LCD controller/		
to 007917н	VRAM	LCD display RAM	R/W	driver	XXXXXXXXB	

• Read/Write

R/W : Readable and Writable

- R : Read only
- W : Write only
- · Initial values
 - 0 : Initial Value is "0".
 - 1 : Initial Value is "1".
 - X : Initial Value is Indeterminate.
 - : Unused bit

■ INTERRUPT SOURCES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

	El ² OS	Interrupt vector		Interrupt control register		Dui a vitu i	
interrupt source	readiness	Number*		Address	ICR Address		Priority
Reset	×	#08	08н	FFFFDC H			High
INT 9 instruction	×	#09	09н	FFFFD8H			▲
Exceptional treatment	×	#10	0Ан	FFFFD4H	—	—	Ť
DTP/External interrupt ch.0	0	#11	0Вн	FFFFD0H	ICR00	0000В0н	
DTP/External interrupt ch.1	0	#13	0Dн	FFFFC8H	ICR01	0000B1н	
Serial I/O ch.2	×	#15	0Fн	FFFFC0H	ICR02	0000B2н	
DTP/External interrupt ch.2/ch.3	0	#16	10 н	FFFFBC H			
Serial I/O ch.3	×	#17	11н	FFFFB8 _H		000082	
16-bit free-run timer	0	#18	12 н	FFFFB4 _H	101103	00000034	
Watch timer	×	#19	13 н	FFFFB0H	ICR04	0000B4н	
16-bit Reload Timer ch.2	0	#21	15 н	FFFFA8 _H	ICR05	0000B5н	
16-bit Reload Timer ch.0	\triangle	#23	17 н	FFFFA0H		000086	
16-bit Reload Timer ch.1	\bigtriangleup	#24	18 н	FFFF9CH	101100	0000000	
Input capture ch.0	\triangle	#25	19 н	FFFF98H		0000870	
Input capture ch.1	\bigtriangleup	#26	1А н	FFFF94H	101107	0000078	
PPG timer ch.0 counter-borrow	0	#27	1 Вн	FFFF90H	ICR08	0000B8н	
Output compare match	0	#29	1Dн	FFFF88H	ICR09	0000В9н	
PPG timer ch.1 counter-borrow	0	#31	1Fн	FFFF80H	ICR10	0000BAн	
Time-base timer	×	#33	21н	FFFF78н	ICR11	0000BBн	
UART0 reception end	O	#35	23н	FFFF70н		0000BCн	
UART0 transmission end	\triangle	#36	24н	FFFF6CH			
A/D converter conversion termination	0	#37	25н	FFFF68H		000000	
I ² C Interface	×	#38	26н	FFFF64H	ICRIS	UUUUBDH	
UART1 : Reception	Ø	#39	27н	FFFF60H			
UART1 : Transmission	\bigtriangleup	#40	28н	FFFF5CH	10114	UUUUDEH	
Flash memory status	×	#41	29н	FFFF58H			V
Delayed interrupt output module	×	#42	2Ан	FFFF54H	10010	UUUUDFH	Low

○ : Available

× : Unavailable

 \odot : Available El²OS function is provided.

 \triangle : Available when a cause of interrupt sharing a same ICR is not used.

- *: When interrupts of the same level are output at the same time, the interrupt with the smallest interrupt vector number has the priority.
 - For a resource that has two interrupt causes in the same interrupt control register (ICR), use of EI²OS is enabled, EI²OS is started upon detection of one of the interrupt causes. As interrupts other than the start cause are masked during EI²OS start, masking one of the interrupt causes is recommended when using EI²OS.
 - For a resource that has two interrupt causes in the same interrupt control register (ICR), the interrupt flag is cleared by an EI²OS interrupt clear signal.