



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**MB96345/346, MB96F345
MB96F346/F347/F348**

F²MC-16FX, MB96340 Series, 16-bit Proprietary Microcontroller Datasheet

MB96340 series is based on Cypress advanced 16FX architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established 16LX series - thus allowing for easy migration of 16LX Software to the new 16FX products. 16FX improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 56MHz operation frequency from an external 4MHz resonator. The result is a minimum instruction cycle time of 17.8ns going together with excellent EMI behavior. An on-chip clock modulation circuit significantly reduces emission peaks in the frequency spectrum. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows to select suitable operation frequencies for peripheral resources independent of the CPU speed.

MB96F345 : These devices are under development and specification is preliminary. These products under development may change its specification without notice.

Features

Feature	Description
Technology	<ul style="list-style-type: none"> ■ 0.18μm CMOS
CPU	<ul style="list-style-type: none"> ■ F²MC-16FX CPU ■ Up to 56 MHz internal, 17.8 ns instruction cycle time ■ Optimized instruction set for controller applications (bit, byte, word and long-word data types; 23 different addressing modes; barrel shift; variety of pointers) ■ 8-byte instruction execution queue ■ Signed multiply (16-bit \times 16-bit) and divide (32-bit/16-bit) instructions available
System clock	<ul style="list-style-type: none"> ■ On-chip PLL clock multiplier (x1 - x25, x1 when PLL stop) ■ 3 MHz - 16 MHz external crystal oscillator clock (maximum frequency when using ceramic resonator depends on Q-factor). ■ Up to 56 MHz external clock for devices with fast clock input feature ■ 32-100 kHz subsystem quartz clock ■ 100kHz/2MHz internal RC clock for quick and safe startup, oscillator stop detection, watchdog ■ Clock source selectable from main- and subclock oscillator (part number suffix "W") and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals. ■ Low Power Consumption - 13 operating modes : (different Run, Sleep, Timer modes, Stop mode) ■ Clock modulator
On-chip voltage regulator	<ul style="list-style-type: none"> ■ Internal voltage regulator supports reduced internal MCU voltage, offering low EMI and low power consumption figures
Low voltage reset	<ul style="list-style-type: none"> ■ Reset is generated when supply voltage is below minimum.
Code Security	<ul style="list-style-type: none"> ■ Protects ROM content from unintended read-out
Memory Patch Function	<ul style="list-style-type: none"> ■ Replaces ROM content ■ Can also be used to implement embedded debug support
DMA	<ul style="list-style-type: none"> ■ Automatic transfer function independent of CPU, can be assigned freely to resources
Interrupts	<ul style="list-style-type: none"> ■ Fast Interrupt processing ■ 8 programmable priority levels ■ Non-Maskable Interrupt (NMI)
Timers	<ul style="list-style-type: none"> ■ Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer) ■ Watchdog Timer
CAN	<ul style="list-style-type: none"> ■ Supports CAN protocol version 2.0 part A and B ■ ISO16845 certified ■ Bit rates up to 1 Mbit/s ■ 32 message objects ■ Each message object has its own identifier mask ■ Programmable FIFO mode (concatenation of message objects) ■ Maskable interrupt ■ Disabled Automatic Retransmission mode for Time Triggered CAN applications ■ Programmable loop-back mode for self-test operation
USART	<ul style="list-style-type: none"> ■ Full duplex USARTs (SCI/LIN) ■ Wide range of baud rate settings using a dedicated reload timer ■ Special synchronous options for adapting to different synchronous serial protocols ■ LIN functionality working either as master or slave LIN device

Feature	Description
I ² C	<ul style="list-style-type: none"> ■ Up to 400 kbps ■ Master and Slave functionality, 8-bit and 10-bit addressing
A/D converter	<ul style="list-style-type: none"> ■ SAR-type ■ 10-bit resolution ■ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer
A/D Converter Reference Voltage switch	<ul style="list-style-type: none"> ■ 2 independent positive A/D converter reference voltages available
Reload Timers	<ul style="list-style-type: none"> ■ 16-bit wide ■ Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency ■ Event count function
Free Running Timers	<ul style="list-style-type: none"> ■ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency
Input Capture Units	<ul style="list-style-type: none"> ■ 16-bit wide ■ Signals an interrupt upon external event ■ Rising edge, falling edge or rising & falling edge sensitive
Output Compare Units	<ul style="list-style-type: none"> ■ 16-bit wide ■ Signals an interrupt when a match with 16-bit I/O Timer occurs ■ A pair of compare registers can be used to generate an output signal.
Programmable Pulse Generator	<ul style="list-style-type: none"> ■ 16-bit down counter, cycle and duty setting registers ■ Interrupt at trigger, counter borrow and/or duty match ■ PWM operation and one-shot operation ■ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer overflow as clock input ■ Can be triggered by software or reload timer
Real Time Clock	<ul style="list-style-type: none"> ■ Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator ■ Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration) ■ Read/write accessible second/minute/hour registers ■ Can signal interrupts every half second/second/minute/hour/day ■ Internal clock divider and prescaler provide exact 1s clock
External Interrupts	<ul style="list-style-type: none"> ■ Edge sensitive or level sensitive ■ Interrupt mask and pending bit per channel ■ Each available CAN channel RX has an external interrupt for wake-up ■ Selected USART channels SIN have an external interrupt for wake-up
Non Maskable Interrupt	<ul style="list-style-type: none"> ■ Disabled after reset ■ Once enabled, can not be disabled other than by reset. ■ Level high or level low sensitive ■ Pin shared with external interrupt 0.
External bus interface	<ul style="list-style-type: none"> ■ 8-bit or 16-bit bidirectional data ■ Up to 24-bit addresses ■ 6 chip select signals ■ Multiplexed address/data lines ■ Wait state request ■ External bus master possible ■ Timing programmable

Feature	Description
Alarm comparator	<ul style="list-style-type: none"> ■ Monitors an external voltage and generates an interrupt in case of a voltage lower or higher than the defined thresholds ■ Threshold voltages defined externally or generated internally ■ Status is readable, interrupts can be masked separately
I/O Ports	<ul style="list-style-type: none"> ■ Virtually all external pins can be used as general purpose I/O ■ All push-pull outputs (except when used as I2C SDA/SCL line) ■ Bit-wise programmable as input/output or peripheral signal ■ Bit-wise programmable input enable ■ Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL (TTL levels not supported by all devices) ■ Bit-wise programmable pull-up resistor ■ Bit-wise programmable output driving strength for EMI optimization
Packages	<ul style="list-style-type: none"> ■ 100-pin plastic QFP and LQFP
Flash Memory	<ul style="list-style-type: none"> ■ Supports automatic programming, Embedded Algorithm ■ Write/Erase/Erase-Suspend/Resume commands ■ A flag indicating completion of the algorithm ■ Number of erase cycles: 10,000 times ■ Data retention time: 20 years ■ Erase can be performed on each sector individually ■ Sector protection ■ Flash Security feature to protect the content of the Flash ■ Low voltage detection during Flash erase

Contents

1. Product Lineup	6	13.9 Pin handling when not using the A/D converter.....	58
2. Block Diagram	8	13.10 Notes on Power-on.....	58
3. Pin Assignments	9	13.11 Stabilization of power supply voltage	58
4. Pin Function Description	11	13.12 Serial communication	58
5. Pin Circuit Type	13	13.13 Handling of Data Flash.....	58
6. I/O Circuit Type	14	14. Electrical Characteristics	59
7. Memory Map	17	14.1 Absolute Maximum Ratings.....	59
8. User ROM Memory Map for Flash Devices	19	14.2 Recommended Operating Conditions.....	61
9. User ROM Memory Map for Mask ROM Devices	22	14.3 DC characteristics.....	62
10. Serial Programming Communication Interface	23	14.4 AC Characteristics	71
11. I/O Map	24	14.5 Analog Digital Converter.....	89
12. Interrupt Vector Table	52	14.6 Alarm Comparator.....	93
13. Handling Devices	56	14.7 Low Voltage Detector Characteristics.....	95
13.1 Latch-up prevention	56	14.8 Flash Memory Program/erase Characteristics.....	97
13.2 Unused pins handling	56	15. Example Characteristics	98
13.3 External clock usage.....	56	16. Package Dimension MB96(F)34x LQFP 100P	102
13.4 Unused sub clock signal	57	17. Package Dimension MB96(F)34x QFP 100P	103
13.5 Notes on PLL clock mode operation.....	57	18. Ordering Information	104
13.6 Power supply pins (VCC/VSS).....	57	18.1 MCU with CAN Controller	104
13.7 Crystal oscillator and ceramic resonator circuit	57	18.2 MCU without CAN Controller	106
13.8 Turn on sequence of power supply to A/D converter and analog inputs.....	58	19. Revision History	107
		20. Main Changes in this Edition	109
		Document History	50

1. Product Lineup


Features		MB96V300B	MB96(F)34x
Product type		Evaluation sample	Flash product: MB96F34x Mask ROM product: MB9634x
Product options			
YS		NA	Low voltage reset persistently on / Single clock
RS			Low voltage reset can be disabled / Single clock
YW			Low voltage reset persistently on / Dual clock
RW			Low voltage reset can be disabled / Dual clock
TS			indep. 32KB Flash / Low voltage reset persistently on / Single clock
HS			indep. 32KB Flash / Low voltage reset can be disabled / Single clock
TW			indep. 32KB Flash / Low voltage reset persistently on / Dual clock
HW			indep. 32KB Flash / Low voltage reset can be disabled / Dual clock
FS			64KB Data Flash / Low voltage reset persistently on / Single clock
DS			64KB Data Flash / Low voltage reset can be disabled / Single clock
FW			64KB Data Flash / Low voltage reset persistently on / Dual clock
DW			64KB Data Flash / Low voltage reset can be disabled / Dual clock
AS			No CAN / Low voltage reset can be disabled / Single clock devices
CS			No CAN / indep. 32KB Flash / Low voltage reset can be disabled / Single clock
AW			No CAN / Low voltage reset can be disabled / Dual clock
CW			No CAN / indep. 32KB Flash / Low voltage reset can be disabled / Dual clock
Flash/ROM	RAM		
160KB	8KB	ROM/Flash memory emulation by external RAM, 92KB internal RAM	MB96345Y ^[1] , MB96345R ^[1]
224KB [Flash A: 160KB, Data Flash A: 64KB]	8KB		MB96F345F ^[1] , MB96F345D ^[1]
288KB	16KB		MB96F346Y, MB96346Y ^[1] , MB96F346R, MB96346R ^[1] , MB96F346A
416KB	16KB		MB96F347Y, MB96F347R, MB96F347A
544KB	24KB		MB96F348Y, MB96F348R, MB96F348A
576KB [Flash A: 544KB, Flash B: 32KB]	24KB		MB96F348T, MB96F348H, MB96F348C
Package		BGA416	FPT-100P-M20 FPT-100P-M22
DMA		16 channels	6 channels
USART		10 channels	7 channels

Features	MB96V300B	MB96(F)34x
I ² C	2 channels	2 channels
A/D Converter	40 channels	24 channels
A/D Converter Reference Voltage switch	yes	yes (except MB96F345Dyy or MB96F345Fyy)
16-bit Reload Timer	6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)
16-bit Free-Running Timer	4 channels	2 channels
16-bit Output Compare	12 channels	8 channels
16-bit Input Capture	12 channels	8 channels
16-bit Programmable Pulse Generator	20 channels	16 channels
CAN Interface	5 channels	MB96(F)34xAyy or MB96(F)34xCyy: no MB96F345Dyy or MB96F345Fyy: 1 channel others: 2 channels
External Interrupts	16 channels	
Non-Maskable Interrupt	1 channel	
Real Time Clock	1	
I/O Ports	136	80 for part number with suffix "W", 82 for part number with suffix "S"
Alarm comparator	2 channels	MB96F345Dyy or MB96F345Fyy: no others: 2 channels
External bus interface	Yes	Yes (multiplexed address/data)
Chip select	6 signals	
Clock output function	2 channels	
Low voltage reset	Yes	
On-chip RC-oscillator	Yes	

[1]: These devices are under development and specification is preliminary. These products under development may change its specification without notice.


2. Block Diagram

Figure 1. Block diagram of MB96(F)34x



3. Pin Assignments


Figure 2. Pin assignment of MB96(F)34x (FPT-100P-M22)



Remark:

MB96(F)34x products are pin-compatible to F²MC-16LX family MB90340 series.

Figure 3. Pin assignment of MB96(F)34x (FPT-100P-M20)



[1]: MB96(F)34xyWy: X0A, X1A
 MB96(F)34xySy: P04_0, P04_1

[2]: TX0, RX0, TX1, RX1 are not available on MB96(F)34xAyy or MB96(F)34xCyy
 TX1, RX1 are not available on MB96F345Dyy or MB96F345Fyy

[3]: ALARM0, ALARM1 are not available on MB96F345Dyy or MB96F345Fyy

[4]: AVRH2 is not available on MB96F345Dyy or MB96F345Fyy

(FPT-100P-M20)

Remark:

MB96(F)34x products are pin-compatible to F²MC-16LX family MB90340 series.

4. Pin Function Description

Table 1: Pin Function description

Pin name	Feature	Description
ADn	External bus	External bus interface (multiplexed mode) address output and data input/output
ADTG	ADC	A/D converter trigger input
ADTG_R	ADC	Relocated A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ALE	External bus	External bus Address Latch Enable output
An	External bus	External bus address output
ANn	ADC	A/D converter channel n input
AV _{CC}	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AVRH2	ADC	Alternative A/D converter high reference voltage input
AVRL	ADC	A/D converter low reference voltage input
AV _{SS}	Supply	Analog circuits power supply
C	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
ECLK	External bus	External bus clock output
CSn	External bus	External bus chip select n output
FRCKn	Free Running Timer	Free Running Timer n input
HAKX	External bus	External bus Hold Acknowledge
HRQ	External bus	External bus Hold Request
INn	ICU	Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
LBX	External bus	External Bus Interface Lower Byte select strobe output
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
RDX	External bus	External bus interface read strobe output

Table 1: Pin Function description

Pin name	Feature	Description
RDY	External bus	External bus interface external wait state request input
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCKn_R	USART	Relocated USART n serial clock input/output
SCLn	I ² C	I ² C interface n clock I/O input/output
SDAn	I ² C	I ² C interface n serial data I/O input/output
SINn	USART	USART n serial data input
SINn_R	USART	Relocated USART n serial data input
SOTn	USART	USART n serial data output
SOTn_R	USART	Relocated USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
UBX	External bus	External Bus Interface Upper Byte select strobe output
V _{CC}	Supply	Power supply
V _{SS}	Supply	Power supply
WOT	RTC	Real Timer clock output
WRHX	External bus	External bus High byte write strobe output
WRLX/WRX	External bus	External bus Low byte / Word write strobe output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")

5. Pin Circuit Type

Table 2: Pin circuit types





FPT-100P-M20		FPT-100P-M22	
Pin no.	Circuit type ^[1]	Pin no.	Circuit type ^[1]
1-10	H	1-12	H
11,12	B ^[2]	13, 14	B ^[2]
11,12	H ^[3]	13, 14	H ^[3]
13,14	Supply	15,16	Supply
15	F	17	F
16,17	H	18,19	H
18-21	N	20-23	N
22-29	I	24-31	I
30	Supply	32	Supply
31-32	G	33-34	G
33	Supply	35	Supply
34 to 41	I	36 to 43	I
42	Supply	44	Supply
43 to 48	I	45 to 50	I
49 to 51	C	51 to 53	C
52	E	54	E
53 to 54	I	55 to 56	I
55 to 62	H	57 to 64	H
63, 64	Supply	65, 66	Supply
65 to 87	H	67 to 89	H
88,89	Supply	90, 91	Supply
90, 91	A	92, 93	A
92-100	H	94 to 100	H




[1]: Please refer to “[I/O Circuit Type](#)” for details on the I/O circuit types



[2]: Devices with suffix “W”

[3]: Devices without suffix “W”

6. I/O Circuit Type

Type	Circuit	Remarks
A		<p>High-speed oscillation circuit:</p> <ul style="list-style-type: none"> ■ Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) ■ Programmable feedback resistor = approx. $2 * 0.5 \text{ M}\Omega$. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode
B		<p>Low-speed oscillation circuit:</p> <ul style="list-style-type: none"> ■ Programmable feedback resistor = approx. $2 * 5 \text{ M}\Omega$. Feedback resistor is grounded in the center when the oscillator is disabled
C		<ul style="list-style-type: none"> ■ Mask ROM and EVA device: CMOS Hysteresis input pin ■ Flash device: CMOS input pin
E		<ul style="list-style-type: none"> ■ CMOS Hysteresis input pin ■ Pull-up resistor value: approx. $50 \text{ k}\Omega$

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> ■ Power supply input protection circuit
G		<ul style="list-style-type: none"> ■ A/D converter ref+ (AVRH/AVRH2) power supply input pin with protection circuit ■ Flash devices do not have a protection circuit against VCC for pins AVRH/AVRH2 ■ Devices without AVRH reference switch do not have an analog switch for the AVRL pin
H		<ul style="list-style-type: none"> ■ CMOS level output (programmable $I_{OL} = 5\text{mA}$, $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$, $I_{OH} = -2\text{mA}$) ■ 2 different CMOS hysteresis inputs with input shutdown function * ■ Automotive input with input shutdown function ■ TTL input with input shutdown function * ■ Programmable pull-up resistor: 50kΩ approx. <p>*MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>

Type	Circuit	Remarks
I	 <p style="text-align: right;">Pull-up control</p> <p style="text-align: right;">Pout</p> <p style="text-align: right;">Nout</p> <p style="text-align: right;">Hysteresis input</p> <p style="text-align: right;">Hysteresis input</p> <p style="text-align: right;">Automotive input</p> <p style="text-align: right;">TTL input</p> <p style="text-align: right;">Analog input</p>	<ul style="list-style-type: none"> ■ CMOS level output (programmable $I_{OL} = 5\text{mA}$, $I_{OH} = -5\text{mA}$ and $I_{OL} = 2\text{mA}$, $I_{OH} = -2\text{mA}$) ■ 2 different CMOS hysteresis inputs with input shutdown function * ■ Automotive input with input shutdown function ■ TTL input with input shutdown function * ■ Programmable pull-up resistor: 50kΩ approx. ■ Analog input <p>*MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>
N	 <p style="text-align: right;">pull-up control</p> <p style="text-align: right;">Pout</p> <p style="text-align: right;">Nout</p> <p style="text-align: right;">Hysteresis input</p> <p style="text-align: right;">Hysteresis input</p> <p style="text-align: right;">Automotive input</p> <p style="text-align: right;">TTL input</p>	<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 3\text{mA}$, $I_{OH} = -3\text{mA}$) ■ 2 different CMOS hysteresis inputs with input shutdown function * ■ Automotive input with input shutdown function ■ TTL input with input shutdown function * ■ Programmable pull-up resistor: 50kΩ approx. <p>*MB96F345Dyy or MB96F345Fyy: Only Automotive input and CMOS hysteresis input (0.7/0.3) are supported</p>

7. Memory Map

MB96V300B		MB96(F)34x	
FF:FFFF _H	Emulation ROM		USER ROM / External Bus^[4]
DE:0000 _H			
	External Bus		External Bus
10:0000 _H			
0F:E000 _H	Boot-ROM		Boot-ROM
	Reserved	0F:0000 _H	Reserved
0E:0000 _H			DATA FLASH / Reserved^[4]
	External RAM	0C:0000 _H	Reserved
02:0000 _H			Reserved
	Internal RAM bank 1	RAMEND1 ^[2] RAMSTART1 ^[2]	Internal RAM bank 1
01:0000 _H			Reserved
	ROM/RAM MIRROR		ROM/RAM MIRROR
00:8000 _H			
	Internal RAM bank 0	RAMSTART0 ^[2]	Internal RAM bank 0
			Reserved
RAMSTART0 ^[3]			External Bus
00:0C00 _H	External Bus		
	Peripherals		Peripherals
00:0380 _H			
00:0180 _H	GPR^[1]		GPR^[1]
00:0100 _H	DMA		DMA
00:00F0 _H	External Bus		External Bus
00:0000 _H	Peripheral		Peripheral

RAM availability depending on the device

External Bus end address^[2]

[1]: Unused GPR banks can be used as RAM area
 [2]: For External Bus end address and RAMSTART/END addresses, please refer to the table on the next page.
 [3]: For EVA device, RAMSTART0 depends on the configuration of the emulated device.
 [4]: For details about USER ROM area or DATA FLASH area, see the [User ROM Memory Map For Flash Devices](#) and [User ROM Memory Map for Mask ROM Devices](#) on the following pages.
 The External Bus area and DMA area are only available if the device contains the corresponding resource.
 The available RAM and ROM area depends on the device.

■ RAM Start/End and External Bus End Addresses

Devices	Bank 0 RAM size	Bank 1 RAM size	External Bus end address	RAMSTART0	RAMSTART1	RAMEND1
MB96(F)345	8KByte	-	00:21FF _H	00:6240 _H	-	-
MB96(F)346,MB96F347	16KByte	-	00:21FF _H	00:4240 _H	-	-
MB96F348	24KByte	-	00:21FF _H	00:2240 _H	-	-

8. User ROM Memory Map For Flash Devices

		MB96F345D MB96F345F			
Alternative mode CPU address	Flash memory mode address	Flash size 160kByte +64KByte Data Flash			
FF:FFF _H	3F:FFF _H	S39 - 64K		Flash A	
FF:000 _H	3F:000 _H				
FE:FFF _H	3E:FFF _H	S38 - 64K			
FE:000 _H	3E:000 _H				
FD:FFF _H	3D:FFF _H	External bus			
FD:000 _H	3D:000 _H				
FC:FFF _H	3C:FFF _H				
FC:000 _H	3C:000 _H				
FB:FFF _H	3B:FFF _H				
FB:000 _H	3B:000 _H				
FA:FFF _H	3A:FFF _H				
FA:000 _H	3A:000 _H				
F9:FFF _H	39:FFF _H				
F9:000 _H	39:000 _H				
F8:FFF _H	38:FFF _H				
F8:000 _H	38:000 _H				
F7:FFF _H	37:FFF _H				
F7:000 _H	37:000 _H				
F6:FFF _H	36:FFF _H				
F6:000 _H	36:000 _H				
F5:FFF _H	35:FFF _H				
F5:000 _H	35:000 _H				
F4:FFF _H	34:FFF _H				
F4:000 _H	34:000 _H				
F3:FFF _H	33:FFF _H				
F3:000 _H	33:000 _H				
F2:FFF _H	32:FFF _H				
F2:000 _H	32:000 _H				
F1:FFF _H	31:FFF _H				
F1:000 _H	31:000 _H				
F0:FFF _H	30:FFF _H				
F0:000 _H	30:000 _H				
E0:FFF _H		Reserved			
E0:000 _H					
DF:FFF _H		Reserved			
DF:800 _H					
DF:7FF _H	1F:7FF _H	SA3 - 8K		Flash A	
DF:600 _H	1F:600 _H	SA2 - 8K			
DF:5FF _H	1F:5FF _H	SA1 - 8K			
DF:400 _H	1F:400 _H	SA0 - 8K ^[1]			
DF:3FF _H	1F:3FF _H	Reserved			
DF:200 _H	1F:200 _H	Reserved			
DF:1FF _H	1F:1FF _H	Reserved			
DF:000 _H	1F:000 _H				
DE:FFF _H		Reserved			
DE:000 _H					
0E:FFF _H	(0E:FFF _H)	SDA0-256 ^[2]		Data Flash A	
0E:FF0 _H	(0E:FF0 _H)	Reserved			
0E:FEF _H					
0E:000 _H		Reserved			
0D:FFF _H	(0F:FFF _H)				
0D:C00 _H	(0F:C00 _H)	SDA4-16K		Data Flash A	
0D:BFF _H	(0F:BFF _H)	SDA3-16K			
0D:800 _H	(0F:800 _H)	SDA2-16K			
0D:7FF _H	(0F:7FF _H)	SDA1-16K			
0D:400 _H	(0F:400 _H)	Reserved			
0D:3FF _H	(0F:3FF _H)	Reserved			
0D:000 _H	(0F:000 _H)	Reserved			
0C:FFF _H					
0C:000 _H					

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:000_H - DF:007_F_H
 [2]: Sector SDA0 contains the ROM Configuration Block RCBDA at CPU address DE:FF0_H - DE:FF2_F_H

		MB96F346Y MB96F346R MB96F346A		MB96F347Y MB96F347R MB96F347A	
Alternative mode CPU address	Flash memory mode address	Flash size 288kByte		Flash size 416kByte	
FF:FFF _H	3F:FFF _H	S39 - 64K		S39 - 64K	Flash A
FF:000 _H	3F:000 _H				
FE:FFF _H	3E:FFF _H	S38 - 64K		S38 - 64K	
FE:000 _H	3E:000 _H				
FD:FFF _H	3D:FFF _H	S37 - 64K		S37 - 64K	
FD:000 _H	3D:000 _H				
FC:FFF _H	3C:FFF _H	S36 - 64K		S36 - 64K	
FC:000 _H	3C:000 _H				
FB:FFF _H	3B:FFF _H	External bus		S35 - 64K	
FB:000 _H	3B:000 _H			S34 - 64K	
FA:FFF _H	3A:FFF _H				
FA:000 _H	3A:000 _H				
F9:FFF _H	39:FFF _H	External bus			
F9:000 _H	39:000 _H				
F8:FFF _H	38:FFF _H				
F8:000 _H	38:000 _H				
F7:FFF _H	37:FFF _H				
F7:000 _H	37:000 _H				
F6:FFF _H	36:FFF _H				
F6:000 _H	36:000 _H				
F5:FFF _H	35:FFF _H				
F5:000 _H	35:000 _H				
F4:FFF _H	34:FFF _H				
F4:000 _H	34:000 _H				
F3:FFF _H	33:FFF _H				
F3:000 _H	33:000 _H				
F2:FFF _H	32:FFF _H				
F2:000 _H	32:000 _H				
F1:FFF _H	31:FFF _H				
F1:000 _H	31:000 _H				
F0:FFF _H	30:FFF _H				
F0:000 _H	30:000 _H				
E0:FFF _H					
E0:000 _H					
DF:FFF _H		Reserved		Reserved	
DF:800 _H					
DF:7FF _H	1F:7FF _H	SA3 - 8K		SA3 - 8K	Flash A
DF:600 _H	1F:600 _H				
DF:5FF _H	1F:5FF _H	SA2 - 8K		SA2 - 8K	
DF:400 _H	1F:400 _H				
DF:3FF _H	1F:3FF _H	SA1 - 8K		SA1 - 8K	
DF:200 _H	1F:200 _H				
DF:1FF _H	1F:1FF _H	SA0 - 8K ^[1]		SA0 - 8K ^[1]	
DF:000 _H	1F:000 _H				
DE:FFF _H		Reserved		Reserved	
DE:000 _H					

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:000_H - DF:007_H

		MB96F348Y MB96F348R MB96F348A		MB96F348T MB96F348H MB96F348C	
Alternative mode CPU address	Flash memory mode address	Flash size 544kByte	Flash size 576kByte		
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	S39 - 64K	S39 - 64K	Flash A	
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H	S38 - 64K	S38 - 64K		
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H	S37 - 64K	S37 - 64K		
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H	S36 - 64K	S36 - 64K		
FB:FFFF _H FB:0000 _H	3B:FFFF _H 3B:0000 _H	S35 - 64K	S35 - 64K		
FA:FFFF _H FA:0000 _H	3A:FFFF _H 3A:0000 _H	S34 - 64K	S34 - 64K		
F9:FFFF _H F9:0000 _H	39:FFFF _H 39:0000 _H	S33 - 64K	S33 - 64K		
F8:FFFF _H F8:0000 _H	38:FFFF _H 38:0000 _H	S32 - 64K	S32 - 64K		
F7:FFFF _H F7:0000 _H	37:FFFF _H 37:0000 _H	External bus	External bus		
F6:FFFF _H F6:0000 _H	36:FFFF _H 36:0000 _H				
F5:FFFF _H F5:0000 _H	35:FFFF _H 35:0000 _H				
F4:FFFF _H F4:0000 _H	34:FFFF _H 34:0000 _H				
F3:FFFF _H F3:0000 _H	33:FFFF _H 33:0000 _H				
F2:FFFF _H F2:0000 _H	32:FFFF _H 32:0000 _H				
F1:FFFF _H F1:0000 _H	31:FFFF _H 31:0000 _H				
F0:FFFF _H F0:0000 _H	30:FFFF _H 30:0000 _H				
E0:FFFF _H E0:0000 _H				Reserved	Reserved
DF:FFFF _H DF:8000 _H				Reserved	Reserved
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8K	SA3 - 8K		
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8K	SA2 - 8K		
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8K	SA1 - 8K		
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SA0 - 8K ^[1]	SA0 - 8K ^[1]		
DE:FFFF _H DE:8000 _H		Reserved	Reserved	Flash B	
DE:7FFF _H DE:6000 _H	1E:7FFF _H 1E:6000 _H		SB3 - 8K		
DE:5FFF _H DE:4000 _H	1E:5FFF _H 1E:4000 _H		SB2 - 8K		
DE:3FFF _H DE:2000 _H	1E:3FFF _H 1E:2000 _H		SB1 - 8K		
DE:1FFF _H DE:0000 _H	1E:1FFF _H 1E:0000 _H		SB0 - 8K ^[2]		

[1]: Sector SA0 contains the ROM Configuration Block RCBA at CPU address DF:0000_H - DF:007F_H

[2]: Sector SB0 contains the ROM Configuration Block RCBB at CPU address DE:0000_H - DE:002F_H

9. User ROM Memory Map for Mask ROM Devices

CPU address	MB96345	MB96346
	ROM size 160kByte	ROM size 288kByte
FF:FFF _H FF:000 _H	128K ROM	256K ROM
FE:FFF _H FE:000 _H		
FD:FFF _H FD:000 _H	Reserved	
FC:FFF _H FC:000 _H	External bus	
FB:FFF _H E0:000 _H	Reserved	
DF:FFF _H DF:800 _H	Reserved	
DF:7FF _H DF:008 _H	32K ROM	32K ROM
DF:007 _H DF:000 _H	ROM configuration block RCB	ROM configuration block RCB
DE:FFF _H DE:000 _H	Reserved	Reserved

10. Serial Programming Communication Interface

Table 3: USART pins for Flash serial programming (MD[2:0] = 010, Serial Communication mode)

MB96F34x			
Pin number	Pin number	USART Number	Normal function
LQFP-100	QFP-100		
57	59	USART0	SIN0
58	60		SOT0
59	61		SCK0
60	62	USART1	SIN1
61	63		SOT1
62	64		SCK1
22	24	USART2	SIN2
23	25		SOT2
24	26		SCK2
85	87	USART3	SIN3
86	88		SOT3
87	89		SCK3

Note: If a Flash programmer and its software needs to use a handshaking pin, Cypress suggests to the tool vendor to support at least port P00_1 on pin 76/78. If handshaking is used by the tool but P00_1 is not available in customer's application, Cypress suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

11. I/O Map

Table 4: I/O map MB96(F)34x

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00000 _H	I/O Port P00 - Port Data Register	PDR00		R/W
00001 _H	I/O Port P01 - Port Data Register	PDR01		R/W
00002 _H	I/O Port P02 - Port Data Register	PDR02		R/W
00003 _H	I/O Port P03 - Port Data Register	PDR03		R/W
00004 _H	I/O Port P04 - Port Data Register	PDR04		R/W
00005 _H	I/O Port P05 - Port Data Register	PDR05		R/W
00006 _H	I/O Port P06 - Port Data Register	PDR06		R/W
00007 _H	I/O Port P07 - Port Data Register	PDR07		R/W
00008 _H	I/O Port P08 - Port Data Register	PDR08		R/W
00009 _H	I/O Port P09 - Port Data Register	PDR09		R/W
0000A _H	I/O Port P10 - Port Data Register	PDR10		R/W
0000B _H -000017 _H	Reserved			-
000018 _H	ADC0 - Control Status register Low	ADCSL	ADCS	R/W
000019 _H	ADC0 - Control Status register High	ADCSH		R/W
00001A _H	ADC0 - Data Register Low	ADCRL	ADCR	R
00001B _H	ADC0 - Data Register High	ADCRH		R
00001C _H	ADC0 - Setting Register		ADSR	R/W
00001D _H	ADC0 - Setting Register			R/W
00001E _H	ADC0 - Extended Configuration Register	ADECR		R/W
00001F _H	Reserved			-
000020 _H	FRT0 - Data register of free-running timer		TCDT0	R/W
000021 _H	FRT0 - Data register of free-running timer			R/W
000022 _H	FRT0 - Control status register of free-running timer Low	TCCSL0	TCCS0	R/W
000023 _H	FRT0 - Control status register of free-running timer High	TCCSH0		R/W
000024 _H	FRT1 - Data register of free-running timer		TCDT1	R/W
000025 _H	FRT1 - Data register of free-running timer			R/W
000026 _H	FRT1 - Control status register of free-running timer Low	TCCSL1	TCCS1	R/W
000027 _H	FRT1 - Control status register of free-running timer High	TCCSH1		R/W
000028 _H	OCU0 - Output Compare Control Status	OCS0		R/W
000029 _H	OCU1 - Output Compare Control Status	OCS1		R/W
00002A _H	OCU0 - Compare Register		OCCP0	R/W

Table 4: I/O map MB96(F)34x

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
00002B _H	OCU0 - Compare Register			R/W
00002C _H	OCU1 - Compare Register		OCCP1	R/W
00002D _H	OCU1 - Compare Register			R/W
00002E _H	OCU2 - Output Compare Control Status	OCS2		R/W
00002F _H	OCU3 - Output Compare Control Status	OCS3		R/W
000030 _H	OCU2 - Compare Register		OCCP2	R/W
000031 _H	OCU2 - Compare Register			R/W
000032 _H	OCU3 - Compare Register		OCCP3	R/W
000033 _H	OCU3 - Compare Register			R/W
000034 _H	OCU4 - Output Compare Control Status	OCS4		R/W
000035 _H	OCU5 - Output Compare Control Status	OCS5		R/W
000036 _H	OCU4 - Compare Register		OCCP4	R/W
000037 _H	OCU4 - Compare Register			R/W
000038 _H	OCU5 - Compare Register		OCCP5	R/W
000039 _H	OCU5 - Compare Register			R/W
00003A _H	OCU6 - Output Compare Control Status	OCS6		R/W
00003B _H	OCU7 - Output Compare Control Status	OCS7		R/W
00003C _H	OCU6 - Compare Register		OCCP6	R/W
00003D _H	OCU6 - Compare Register			R/W
00003E _H	OCU7 - Compare Register		OCCP7	R/W
00003F _H	OCU7 - Compare Register			R/W
000040 _H	ICU0/ICU1 - Control Status Register	ICS01		R/W
000041 _H	ICU0/ICU1 - Edge register	ICE01		R/W
000042 _H	ICU0 - Capture Register Low	IPCPL0	IPCP0	R
000043 _H	ICU0 - Capture Register High	IPCPL0		R
000044 _H	ICU1 - Capture Register Low	IPCPL1	IPCP1	R
000045 _H	ICU1 - Capture Register High	IPCPL1		R
000046 _H	ICU2/ICU3 - Control Status Register	ICS23		R/W
000047 _H	ICU2/ICU3 - Edge register	ICE23		R/W
000048 _H	ICU2 - Capture Register Low	IPCPL2	IPCP2	R
000049 _H	ICU2 - Capture Register High	IPCPL2		R
00004A _H	ICU3 - Capture Register Low	IPCPL3	IPCP3	R