

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







5 V ECL ÷2/4, ÷4/6 Clock Generation Chip

Description

The MC100EL39 is a low skew ÷2/4, ÷4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

The common enable $(\overline{\text{EN}})$ is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple EL39s, the Master Reset (MR) input must be asserted to ensure synchronization. For systems which only use one EL39, the MR pin need not be exercised as the internal divider design ensures synchronization between the $\pm 2/4$ and the $\pm 4/6$ outputs of a single device.

Features

- 50 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- ESD Protection:
 - ♦ > 2 kV Human Body Model
 - ♦ > 100 V Machine Model
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: $V_{CC} = 4.2 \text{ V}$ to 5.7 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:

 $V_{CC} = 0 \text{ V}$ with $V_{EE} = -4.2 \text{ V}$ to -5.7 V

- Internal Input Pulldown Resistors on EN, MR, CLK(s), and DIVSEL(s)
- $\bullet\;$ Q Output will Default LOW with Inputs Open or at V_{EE}
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity: Level 3 (Pb-Free)
 (For Additional Information, see Application Note <u>AND8003/D</u>)
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index 28 to 34
- Transistor Count = 419 Devices
- This Device is Pb-Free, Halogen Free and is RoHS Compliant




ON Semiconductor®

www.onsemi.com



SOIC-20 WB DW SUFFIX CASE 751D-05

MARKING DIAGRAM*



A = Assembly Location


WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping† |
|----------------|-------------------------|------------------|
| MC100EL39DWR2G | SOIC-20 WB (Pb-Free) | 1000 Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



NOTE: All V_{CC} pins are tied together on the die. Warning: All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout: SOIC-20 (Top View)




Figure 2. Logic Diagram

Table 1. PIN DESCRIPTION

| Pin | Function |
|--|--|
| CLK, CLK EN MR Q0, Q0; Q1, Q1 Q2, Q2; Q3, Q3 DIVSELa, DIVSELb VBB VCC VEE NC | ECL Diff Clock Inputs ECL Sync Enable ECL Master Reset ECL Diff ÷2/4 Outputs ECL Diff ÷4/6 Outputs ECL Frequency Select Input ECL Frequency Select Input Reference Voltage Output Positive Supply Negative Supply No Connect |

Table 2. FUNCTION TABLE

| Function | CLK* | EN* | MR* |
|------------------------|------|-----|-----|
| Divide | Z | L | L |
| Hold Q ₀₋₃ | ZZ | H | L |
| Reset Q ₀₋₃ | X | X | H |

Z = Low-to-High Transition ZZ = High-to-Low Transition

*Pin will default low when left open.

| DIVSELa** | Q ₀ , Q ₁ Outputs |
|-----------|---|
| 0 1 | Divide by 2 Divide by 4 |
| | |
| DIVSELb** | Q ₂ , Q ₃ Outputs |

^{**}Pin will default low when left open.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|------------------|--|--|---|-------------|------|
| V _{CC} | PECL Mode Power Supply | V _{EE} = 0 V | | 8 | V |
| V _{EE} | NECL Mode Power Supply | V _{CC} = 0 V | | -8 | V |
| V _I | PECL Mode Input Voltage NECL Mode Input Voltage | V _{EE} = 0 V V _{CC} = 0 V | $\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$ | 6 -6 | V |
| l _{out} | Output Current | Continuous Surge | | 50 100 | mA |
| I _{BB} | V _{BB} Sink/Source | | | ±0.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | −65 to +150 | °C |
| θ _{JA} | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | SOIC-20 WB SOIC-20 WB | 90 60 | °C/W |
| θJC | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-20 WB | 30 to 35 | °C/W |
| T _{sol} | Wave Solder (Pb-Free) | < 2 to 3 sec @ 260°C | | 265 265 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. 100EL SERIES PECL DC CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ (Note 1))

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|--|------------|-------|------------|------------|------|------------|------------|------|------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 50 | 59 | | 50 | 59 | | 54 | 61 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | 3915 | 3995 | 4120 | 3975 | 4045 | 4120 | 3975 | 4050 | 4120 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | 3170 | 3305 | 3445 | 3190 | 3295 | 3380 | 3190 | 3295 | 3380 | mV |
| V _{IH} | Input HIGH Voltage (Single-Ended) | 3835 | | 4120 | 3835 | | 4120 | 3835 | | 4120 | mV |
| V _{IL} | Input LOW Voltage (Single-Ended) | 3190 | | 3525 | 3190 | | 3525 | 3190 | | 3525 | mV |
| V _{BB} | Output Voltage Reference | 3.62 | | 3.74 | 3.62 | | 3.74 | 3.62 | | 3.74 | V |
| V _{IHCMR} | Common Mode Range (Differential) (Note 3) V _{PP} < 500 Mv V _{PP} ≥ 500 mV | 1.3 1.5 | | 4.6 4.6 | 1.2 1.4 | | 4.6 4.6 | 1.2 1.4 | | 4.6 4.6 | V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.8 V / -0.5 V.
 Outputs are terminated through a 50 Ω resistor to V_{CC} 2.0 V.
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1.0 V.

Table 5. 100EL SERIES NECL DC CHARACTERISTICS (V_{CC} = 0.0 V; V_{EE} = -5.0 V (Note 1))

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------|--|--------------|-------|--------------|--------------|-------|--------------|--------------|-------|--------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Power Supply Current | | 50 | 59 | | 50 | 59 | | 54 | 61 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| V _{IH} | Input HIGH Voltage (Single-Ended) | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV |
| V_{IL} | Input LOW Voltage (Single-Ended) | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV |
| V_{BB} | Output Voltage Reference | -1.38 | | -1.26 | -1.38 | | -1.26 | -1.38 | | -1.26 | V |
| V _{IHCMR} | Common Mode Range (Differential) (Note 3) V _{PP} < 500 Mv V _{PP} ≥ 500 mV | -3.7 -3.5 | | -0.4 -0.4 | -3.8 -3.6 | | -0.4 -0.4 | -3.8 -3.6 | | -0.4 -0.4 | V |
| I _{IH} | Input HIGH Current | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.8 V / -0.5 V.
 Outputs are terminated through a 50 Ω resistor to V_{CC} 2.0 V.
 V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP}min and 1.0 V.

Table 6. AC CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$; $V_{EE} = 0.0 \text{ V}$ or $V_{CC} = 0.0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 1))

| | | | -40°C | | | 25°C | | | 85°C | | |
|--------------------------------------|--|-------------------|-------|---------------------|-------------------|------|---------------------|-------------------|------|---------------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| f _{MAX} | Maximum Toggle Frequency | 1.0 | | | 1.0 | | | 1.0 | | | GHz |
| t _{PLH} t _{PHL} | Propagation Delay to Output CLK \rightarrow Q (Differential) CLK \rightarrow Q (Single-Ended) MR \rightarrow Q | 850 850 600 | | 1150 1150 900 | 900 900 610 | | 1200 1200 910 | 950 950 630 | | 1250 1250 930 | ps |
| t _{SKEW} | Within-Device Skew (Note 2) Q ₀ –Q ₃ Part-to-Part Q ₀ –Q ₃ (Diff) | | | 50 200 | | | 50 200 | | | 50 200 | ps |
| t _{JITTER} | Random CLOCK Jitter (RMS) @ 1.0 GHz | | 2.0 | 3.0 | | 2.0 | 3.0 | | 2.0 | 3.0 | ps |
| t _S | | 250 400 | | | 250 400 | | | 250 400 | | | ps |
| t _H | | 100 150 | | | 100 150 | | | 100 150 | | | ps |
| V_{PP} | Input Swing (Note 3) | 150 | | 1000 | 150 | | 1000 | 150 | | 1000 | mV |
| t _{RR} | Reset Recovery Time | | | 100 | | | 100 | | | 100 | ps |
| t _{PW} | Minimum Pulse Width CLK MR | 500 700 | | | 500 700 | | | 500 700 | | | ps |
| t _r , t _f | Output Rise/Fall Times Q (20%-80%) | 280 | | 550 | 280 | | 550 | 280 | | 550 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. V_{EE} can vary +0.8 V / -0.5 V. Outputs are terminated through 50 Ω resistor to V_{CC} 2.0 V.
- 2. Skew is measured between outputs under identical transitions.
- 3. V_{PP/}min) is minimum input swing for which AC parameters guaranteed. The device has a DC gain of ≈40.




Figure 3. Timing Diagram




Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AND8001/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-20 WB **DW SUFFIX** CASE 751D-05 **ISSUE H**




NOTES:

- NOTES:

 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | | | | | | | |
|-----|-------------|-------|--|--|--|--|--|--|--|
| DIM | MIN | MAX | | | | | | | |
| Α | 2.35 | 2.65 | | | | | | | |
| A1 | 0.10 | 0.25 | | | | | | | |
| b | 0.35 | 0.49 | | | | | | | |
| С | 0.23 | 0.32 | | | | | | | |
| D | 12.65 | 12.95 | | | | | | | |
| E | 7.40 | 7.60 | | | | | | | |
| е | 1.27 | BSC | | | | | | | |
| Н | 10.05 | 10.55 | | | | | | | |
| h | 0.25 | 0.75 | | | | | | | |
| L | 0.50 | 0.90 | | | | | | | |
| A | 0 ° | 7 ° | | | | | | | |

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative