

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator

Description

The MC100EP91 is a triple any level positive input to NECL output translator. The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential NECL output signals (-3.0 V/-5.5 V).

To accomplish the level translation the EP91 requires three power rails. The V_{CC} pins should be connected to the positive power supply, and the V_{EE} pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both V_{EE} and V_{CC} should be bypassed to ground via 0.01 μF capacitors.

Under open input conditions, the \overline{D} input will be biased at $V_{CC}/2$ and the D input will be pulled to GND. These conditions will force the Q outputs to a low state, and Q outputs to a high state, which will ensure stability.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features

- Maximum Input Clock Frequency = > 2.0 GHz Typical
- Maximum Input Data Rate = > 2.0 Gb/s Typical
- 500 ps Typical Propagation Delay
- Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.8 V; $V_{EE} = -3.0 \text{ V}$ to -5.5 V; GND = 0 V
- Q Output will Default LOW with Inputs Open or at GND
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®


www.onsemi.com





SOIC-20 WB DW SUFFIX CASE 751D QFN-24 MN SUFFIX CASE 485L

MARKING DIAGRAMS*





SOIC-20 WB

QFN-24

A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping† |
|----------------|-------------------------|------------------|
| MC100EP91DWG | SOIC-20 WB (Pb-Free) | 38 Units / Tube |
| MC100EP91DWR2G | SOIC-20 WB (Pb-Free) | 1000 Tape & Reel |
| MC100EP91MNG | QFN-24 (Pb-Free) | 92 Units / Tube |
| MC100EP91MNR2G | QFN-24 (Pb-Free) | 3000 Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Logic Diagram

Table 1. PIN DESCRIPTION

| ı | Pin | | | Defects | |
|----------|-------------------|-----------------|---|------------------|---|
| SOIC | QFN | Name | I/O | Default State | Description |
| 1, 20 | 3, 4, 12 | V _{CC} | - | - | Positive Supply Voltage. All $V_{\rm CC}$ Pins must be Externally Connected to Power Supply to Guarantee Proper Operation. |
| 10 | 15, 16 | V _{EE} | - | - | Negative Supply Voltage. All V_{EE} Pins must be Externally Connected to Power Supply to Guarantee Proper Operation. |
| 14, 17 | 19, 20, 23, 24 | GND | - | - | Ground. |
| 4, 7 | 7, 11 | V_{BB} | - | _ | ECL Reference Voltage Output |
| 2, 5, 8 | 5, 8, 13 | D[0:2] | LVPECL, LVDS, LVTTL, LVCMOS, CML, HSTL Input | Low | Noninverted Differential Inputs [0:2]. Internal 75 k Ω to GND. |
| 3, 6, 9 | 6, 9, 14 | D[0:2] | LVPECL, LVDS, LVTTL,LVCMOS, CML, HSTL Input | High | Inverted Differential Inputs [0:2]. Internal 75 k Ω to GND and 75 k Ω to V _{CC} . When Inputs are Left Open They Default to (V _{CC} – GND) / 2. |
| 19,16,13 | 2, 22, 18 | Q[0:2] | NECL Output | - | Noninverted Differential Outputs [0:2]. Typically Terminated with 50 Ω to V _{TT} = V _{CC} – 2 V |
| 18,15,12 | 1, 21, 17 | Q[0:2] | NECL Output | - | Inverted Differential Outputs [0:2]. Typically Terminated with 50 Ω to V $_{TT}$ = V $_{CC}$ $-$ 2 V |
| 11 | 10 | NC | - | - | No Connect. The NC Pin is NOT Electrically Connected to the Die and may Safely be Connected to Any Voltage from V_{EE} to V_{CC} . |
| N/A | - | EP | - | | Exposed Pad. (Note 1) |

The thermally conductive exposed pad on the package bottom (see case drawing) must be attached to a heat–sinking conduit and may only be electrically connected to V_{EE} (not GND).




Figure 2. SOIC-20 Lead Pinout (Top View)

Figure 3. QFN-24 Lead Pinout (Top View)*

Table 2. ATTRIBUTES

| Characteristics | S | Value | | | | | | |
|---|------------------------|-----------------------------|--|--|--|--|--|--|
| Internal Input Pulldown Resistor | (R1) | 75 kΩ | | | | | | |
| Internal Input Pullup Resistor | (R2) | 75 kΩ | | | | | | |
| ESD Protection Human Body Model Machine Model Charged Device Model | | > 2 kV > 150 V > 2 kV | | | | | | |
| Moisture Sensitivity (Note 1) | | Pb-Free Pkg | | | | | | |
| SOIC-20 WB QFN-24 | | Level 3 Level 1 | | | | | | |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | | | | | | |
| Transistor Count | | 446 Devices | | | | | | |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | | | | | | | | |

^{1.} For additional information, see Application Note AND8003/D.

^{*}All V_{CC} , V_{EE} and GND pins must be externally connected to a power supply and the underside exposed pad must be attached to an adequate heat-sinking conduit to guarantee proper operation.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|-------------------|--|---------------------|-----------------------------------|----------------|------|
| V_{CC} | Positive Power Supply | GND = 0 V | | 3.8 to 0 | ٧ |
| V_{EE} | Negative Power Supply | GND = 0 V | | -6 | ٧ |
| VI | Positive Input Voltage | GND = 0 V | $V_{I} \leq V_{CC}$ | 3.8 to 0 | V |
| V_{OP} | Operating Voltage | GND = 0 V | V _{CC} - V _{EE} | 9.8 | V |
| I _{out} | Output Current | Continuous Surge | | 50 100 | mA |
| I _{BB} | PECL V _{BB} Sink/Source | | | ±0.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) JESD 51-3 (1S-Single Layer Test Board) | 0 lfpm 500 lfpm | SOIC-20 WB SOIC-20 WB | 90 60 | °C/W |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) JESD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias | 0 lfpm 500 lfpm | QFN-24 QFN-24 | 37 32 | °C/W |
| θ _{JC} | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-20 WB QFN-24 | 30 to 35 11 | °C/W |
| T _{sol} | Wave Solder (Pb-Free) | | | 225 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 $\textbf{Table 4. DC CHARACTERISTICS POSITIVE INPUTS} \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V, \ GND = 0 \ V \ (Note \ 1)) \ (V_{CC} = 2.5 \ V, \ V_{EE} = -3.0 \ V \ to \ -5.5 \ V$

| | | -40°C | | | 25°C | | | | | | |
|--------------------|---|-------------|-----|-----------------|-------------|-----|----------|-------------|-----|----------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{CC} | Positive Power Supply Current | 10 | 14 | 20 | 10 | 14 | 20 | 10 | 14 | 20 | mA |
| V _{IH} | Input HIGH Voltage (Single-Ended) | 1335 | | V _{CC} | 1335 | | V_{CC} | 1335 | | V_{CC} | mV |
| V_{IL} | Input LOW Voltage (Single-Ended) | GND | | 875 | GND | | 875 | GND | | 875 | mV |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 2) | 0 | | 2.5 | 0 | | 2.5 | 0 | | 2.5 | ٧ |
| I _{IH} | Input HIGH Current (@ V _{IH}) | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current (@ V _{IL}) D D | 0.5 -150 | | | 0.5 -150 | | | 0.5 -150 | | | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input parameters vary 1:1 with V_{CC}. V_{CC} can vary +1.3 V / -0.125 V.

2. V_{IHCMR} min varies 1:1 with GND. V_{IHCMR} max varies 1:1 with V_{CC}.

Table 5. DC CHARACTERISTICS POSITIVE INPUT (V_{CC} = 3.3 V; V_{EE} = -3.0 V to -5.5 V; GND = 0 V (Note 1))

| | | | -40°C | | | 25°C | | | | | |
|--------------------|---|-------------|-------|----------|-------------|------|----------|-------------|------|----------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{CC} | Positive Power Supply Current | 10 | 16 | 24 | 10 | 16 | 24 | 10 | 16 | 24 | mA |
| V _{IH} | Input HIGH Voltage (Single-Ended) | 2135 | | V_{CC} | 2135 | | V_{CC} | 2135 | | V_{CC} | mV |
| V_{IL} | Input LOW Voltage (Single-Ended) | GND | | 1675 | GND | | 1675 | GND | | 1675 | mV |
| V_{BB} | PECL Output Voltage Reference | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | mV |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 2) | 0 | | 3.3 | 0 | | 3.3 | 0 | | 3.3 | ٧ |
| I _{IH} | Input HIGH Current (@ V _{IH}) | | | 150 | | | 150 | | | 150 | μΑ |
| I _{IL} | Input LOW Current (@ V _{IL}) D D | 0.5 -150 | | | 0.5 -150 | | | 0.5 -150 | | | μΑ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Input parameters vary 1:1 with V_{CC}. V_{CC} can vary +0.5 / -0.925 V. 2. V_{IHCMR} min varies 1:1 with GND. V_{IHCMR} max varies 1:1 with V_{CC}.

Table 6. DC CHARACTERISTICS NECL OUTPUT ($V_{CC} = 2.375 \text{ V}$ to 3.8 V; $V_{EE} = -3.0 \text{ V}$ to -5.5 V; GND = 0 V (Note 1))

| | | | -40°C | | 25°C | | | | | | |
|-----------------|-------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| I _{EE} | Negative Power Supply Current | 40 | 50 | 60 | 38 | 50 | 68 | 38 | 50 | 68 | mA |
| V _{OH} | Output HIGH Voltage (Note 2) | -1145 | -1020 | -895 | -1145 | -1020 | -895 | -1145 | -1020 | -895 | mV |
| V _{OL} | Output LOW Voltage (Note 2) | -1945 | -1770 | -1600 | -1945 | -1770 | -1600 | -1945 | -1770 | -1600 | mV |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Output parameters vary 1:1 with GND.
- 2. All loading with 50 Ω resistor to GND 2.0 V.

Table 7. AC CHARACTERISTICS ($V_{CC} = 2.375 \text{ V}$ to 3.8 V; $V_{EE} = -3.0 \text{ V}$ to -5.5 V; GND = 0 V)

| | | | | -40°C | | 25°C | | | 85°C | | | |
|---------------------------------------|--|-----------------|-------------------|-------------------|-----------------|-------------------|-------------------|------------------|-------------------|-------------------|------------------|------|
| Symbol | Characteristic | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| V _{OUTPP} | | GHz | 575 525 300 | 800 750 600 | | 600 525 250 | 800 750 550 | | 550 400 150 | 800 750 500 | | mV |
| t _{PLH} t _{PHL0} | Propagation Delay Differ D to Q Single-E | ential Inded | 375 300 | 500 450 | 600 650 | 375 300 | 500 450 | 600 675 | 400 300 | 550 500 | 650 750 | ps |
| t _{SKEW} | Pulse Skew (Note 2) Output-to-Output (Note 3) Part-to-Part (Diff) (Note 3) | | | 15 25 50 | 75 95 125 | | 15 30 50 | 75 105 125 | | 15 30 70 | 80 105 150 | ps |
| t _{JITTER} | Peak-to-Peak Data Dependant Jitter $f_{in} = 2.0$ (Note 5) | | | 0.5 20 | 2.0 | | 0.5 20 | 2.0 | | 0.5 20 | 2.0 | ps |
| V _{INPP} | Input Voltage Swing (Differential Configuration) (Note 6) | | 200 | 800 | 1200 | 200 | 800 | 1200 | 200 | 800 | 1200 | mV |
| t _r , t _f | Output Rise/Fall Times @ 50 Mhz (20%–80%) Q, $\overline{\mathbf{Q}}$ | | 75 | 150 | 250 | 75 | 150 | 250 | 75 | 150 | 275 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 1. Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 Ω to GND 2.0 V. Input edge rates 150 ps (20% 80%).
- 2. Pulse Skew = |tplh tphl|
- 3. Skews are valid across specified voltage range, part-to-part skew is for a given temperature.
- RMS Jitter with 50% Duty Cycle Input Clock Signal.
 Peak-to-Peak Jitter with input NRZ PRBS 2³¹⁻¹ at 2.0 Gb/s.
- 6. Input voltage swing is a Single-Ended measurement operating in differential mode. The device has a DC gain of ≈ 50.




Figure 4. Output Voltage Amplitude (V_{OUTPP}) / RMS Jitter vs. Input Frequency (f_{in}) at Ambient Temperature (Typical)




Figure 5. AC Reference Measurement

Application Information

GND

All MC100EP91 inputs can accept LVPECL, LVTTL, LVCMOS, HSTL, CML, or LVDS signal levels. The limitations for differential input signal (LVDS, HSTL, LVPECL, or CML) are the minimum input swing of 150 mV

V_{CC}

LVPECL
Driver

D

EP91

D


50 Ω 50 Ω

Figure 6. Standard LVPECL Interface

 $V_{TT} = V_{CC} - 2.0 \text{ V}$

GND

 V_{EE}



GND Figure 8. Standard HSTL Interface




Figure 10. Standard LVTTL Interface

and the maximum input swing of 3.0 V. Within these conditions, the input voltage can range from V_{CC} to GND. Examples interfaces are illustrated below in a 50 Ω environment (Z = 50 Ω).




Figure 7. Standard LVDS Interface




Figure 9. Standard 50 Ω Load CML Interface




Figure 11. Standard LVCMOS Interface $(\overline{D}$ will default to $V_{CC}/2$ when left open. A reference voltage of $V_{CC}/2$ should be applied to D input, if \overline{D} is interfaced to CMOS signals)




Figure 12. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes


AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS

AND8090/D - AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-20 WB **DW SUFFIX** CASE 751D-05 **ISSUE H**




- NOTES:

 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.

| | MILLIN | IETERS |
|-----|--------|--------|
| DIM | MIN | MAX |
| Α | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| С | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| е | 1.27 | BSC |
| Н | 10.05 | 10.55 |
| h | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| θ | 0° | 7 ° |


RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

0.10 | C | A | B

0.05 C NOTE 3

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor nessure any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages,

PUBLICATION ORDERING INFORMATION

e/2

BOTTOM VIEW

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

0.50

PITCH

0.32

DIMENSIONS: MILLIMETERS

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative