# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### **3.3 V Dual Differential LVPECL/LVDS to LVTTL** Translator

#### Description

The MC100LVELT23 is a dual differential LVPECL/LVDS to LVTTL translator. Because LVPECL (Positive ECL) or LVDS levels are used only +3.3 V and ground are required. The small outline 8-lead package and the dual gate design of the LVELT23 makes it ideal for applications which require the translation of a clock and a data signal.

The LVELT23 is available in only the ECL 100K standard. Since there are no LVPECL outputs or an external  $V_{BB}$  reference, the LVELT23 does not require both ECL standard versions. The LVPECL inputs are differential. Therefore, the MC100LVELT23 can accept any standard differential LVPECL input referenced from a  $V_{CC}$  of +3.3 V.

#### Features

- 2.0 ns Typical Propagation Delay
- Maximum Frequency > 180 MHz
- Differential LVPECL Inputs
- PECL Mode Operating Range:V<sub>CC</sub> = 3.0 V to 3.8 V with GND = 0 V
- 24 mA LVTTL Outputs
- Flow Through Pinouts
- Internal Pulldown and Pullup Resistors
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



#### **ON Semiconductor®**

www.onsemi.com





DT SUFFIX

CASE 948R-02

D SUFFIX CASE 751-07

DFN-8 MN SUFFIX CASE 506AA





(Note: Microdot may be in either location) \*For additional marking information, refer to Application Note <u>AND8002/D</u>.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC100LVELT23DG	SOIC-8 NB (Pb-Free)	98 Units/Tube
MC100LVELT23DR2G	SOIC-8 NB (Pb-Free)	2500/Tape & Reel
MC100LVELT23DTG	TSSOP-8 (Pb-Free)	100 Units/Tube
MC100LVELT23DTRG	TSSOP-8 (Pb-Free)	2500/Tape & Reel
MC100LVELT23MNRG	DFN-8 (Pb-Free)	1000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

**Table 1. PIN DESCRIPTION** 

Function

(DFN8 only) Thermal exposed pad must be connected to a sufficient thermal con-

duit. Electrically connect to the most negative supply (GND) or leave unconnec-

LVTTL Outputs

Positive Supply

ted, floating open.

Ground

\*\* Pins will default to  $V_{CC}/2$  when left open.

Differential LVPECL Inputs


Pin

Q0, Q1

<u>D0\*, D1\*</u> <u>D0\*, D1\*</u>

V<sub>CC</sub> GND

EΡ





#### Table 2. ATTRIBUTES

#### Characteristics Value Internal Input Pulldown Resistor $50 \text{ k}\Omega$ 50 k $\Omega$ Internal Input Pullup Resistor ESD Protection > 1500 V Human Body Model Machine Model > 100 V CDM > 2000 V Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Pb-Free Pkg SOIC-8 NB Level 1 TSSOP-8 Level 3 DFN-8 Level 1 Flammability Rating UL 94 V-0 @ 0.125 in Oxygen Index: 28 to 34 **Transistor Count** 91 Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

1. Refer to Application Note <u>AND8003/D</u> for additional information.

#### **Table 3. MAXIMUM RATINGS**

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Power Supply	GND = 0 V		3.8	V
VI	Input Voltage	GND = 0 V, V <sub>I</sub> not more positive than V <sub>CC</sub>		3.8	V
I <sub>out</sub>	Output Current	Continuous Surge		50 100	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB	190 130	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44 ± 5%	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8	185 140	°C/W
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44 ± 5%	°C/W
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN-8	129 84	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free	< 2 to 3 sec @ 260°C		265	°C
$\theta_{JC}$	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN-8	35 to 40	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board - 2S2P (2 signal, 2 power)

#### Table 4. LVPECL INPUT DC CHARACTERISTICS (V<sub>CC</sub> = 3.3 V; GND = 0 V (Note 1))

		-40°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CCH</sub>	Power Supply Current (Outputs set to HIGH)	10	20	35	10	20	35	10	20	35	mA
I <sub>CCL</sub>	Power Supply Current (Outputs set to LOW)	15	27	40	15	27	40	15	27	40	mA
V <sub>IH</sub>	Input HIGH Voltage (Note 3)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Note 3)	1490		1825	1490		1825	1490		1825	mV
VIHCMR	Input HIGH Voltage Common Mode Range (Notes 2 and 3)	1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μA
۱ <sub>IL</sub>	Input LOW Current D	-150			-150			-150			μA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. All values vary 1:1 with V<sub>CC</sub>. V<sub>CC</sub> can vary ±0.3 V. 2. V<sub>IHCMR</sub> min varies 1:1 with GND, max varies 1:1 with V<sub>CC</sub>. 3. LVTTL output R<sub>L</sub> = 500  $\Omega$  to GND.

#### Table 5. LVTTL OUTPUT DC CHARACTERISTICS (V<sub>CC</sub> = 3.3 V; GND = 0 V (Note 1))

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = -3.0 mA) (Note 2)	2.4			2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage (I <sub>OL</sub> = 24 mA) (Note 2)			0.5			0.5			0.5	V
I <sub>OS</sub>	Output Short Circuit Current	-180		-50	-180		-50	-180		-50	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. All values vary 1:1 with V\_{CC}. V\_{CC} can vary  $\pm 0.3$  V.

2. LVTTL output  $R_L = 500 \Omega$  to GND.

#### Table 6. AC CHARACTERISTICS (V<sub>CC</sub> = 3.3 V; GND = 0 V (Notes 1, 2))

		–40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
F <sub>max</sub>	Maximum Toggle Frequency (Note 3)	180			180			180			MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	1.0	1.5	2.5	1.0	1.7	2.5	1.0	1.7	2.5	ns
t <sub>SK++</sub> t <sub>SK</sub> t <sub>SKPP</sub>	Output-to-Output Skew++ Output-to-Output Skew Part-to-Part Skew (Note 4)		15 35 70	60 80 500		15 40 70	70 80 500		30 40 140	125 80 500	ps
t <sub>JITTER</sub>	Random Clock Jitter (RMS)		4.0	10		4.0	10		4.0	10	ps
V <sub>PP</sub>	Input Voltage Swing (Differential Configuration) (Note 5)	200	800	1000	200	800	1000	200	800	1000	mV
t <sub>r</sub> t <sub>f</sub>	$\begin{array}{llllllllllllllllllllllllllllllllllll$	330	600	900	330	600	900	330	650	900	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. All values vary 1:1 with V<sub>CC</sub>. V<sub>CC</sub> can vary  $\pm$ 0.3 V. 2. LVTTL output R<sub>L</sub> = 500  $\Omega$  to GND and C<sub>L</sub> = 20 pF to GND. Refer to Figure 2.

3. F<sub>max</sub> guaranteed for functionality only. V<sub>OL</sub> and V<sub>OH</sub> levels are guaranteed at DC only.

4. Skews are measured between outputs under identical conditions.

5. 200 mV input guarantees full logic swing at the output.





Figure 2. TTL Output Loading Used for Device Evaluation

#### **Resource Reference of Application Notes**

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

#### PACKAGE DIMENSIONS


SOIC-8 NB CASE 751-07 **ISSUE AK** 



- NOTES: 1. DIMENSIONING AND TOLERANCING PER
- 2.
- З.
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 4.
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 5.
- 6.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
в	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	7 BSC	0.050 BSC			
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
к	0.40	1.27	0.016	0.050		
Μ	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		


#### **SOLDERING FOOTPRINT\***




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

**TSSOP-8** CASE 948R-02 **ISSUE A** 







NOTES:

- DTES:

   1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

   2. CONTROLLING DIMENSION: MILLIMETER.


   3. DIMENSION A DOES NOT INCLUDE MOLD FLASH OR GATE BURRS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

   4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

   5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

   6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


		MILLIN	IETERS	INC	HES	
DI	Λ	MIN	MIN MAX		MAX	
A		2.90	3.10	0.114	0.122	
В		2.90	3.10	0.114	0.122	
C		0.80	1.10	0.031	0.043	
D		0.05	0.15	0.002	0.006	
F		0.40	0.70	0.016	0.028	
G		0.65	BSC	0.026	BSC	
K		0.25	0.40	0.010	0.016	
L		4.90	BSC	0.193 BSC		
M		0 °	6 °	0 °	6 °	





#### PACKAGE DIMENSIONS

DFN-8 2x2, 0.5P CASE 506AA ISSUE F



0.05 C NOTE 3

8X 0.30 0.50 PITCH DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and we trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

е

**BOTTOM VIEW** 

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative