## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## MC10E142, MC100E142

## 5V ECL 9-Bit Shift Register

## Description

The MC10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 - D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated.

The SEL (Select) input pin is used to switch between the two modes of operation - SHIFT and LOAD. The shift direction is from bit 0 to bit 8 . Input data is accepted by the registers a set-up time before the positive going edge of CLK1 or CLK2; shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero.

The 100 Series contains temperature compensation.

## Features

- $700 \mathrm{MHz} \mathrm{Min}$.
- 9-Bit for Byte-Parity Applications
- Asynchronous Master Reset
- Dual Clocks
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=4.2 \mathrm{~V}$ to 5.7 V
with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
with $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -5.7 V
- Internal Input $50 \mathrm{k} \Omega$ Pulldown Resistors
- ESD Protection: Human Body Model; > 2 kV , Machine Model; > 200 V
- Meets or Exceeds JEDEC Standard EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level:

$$
\begin{aligned}
& \mathrm{Pb}=1 \\
& \mathrm{~Pb}-\text { Free }=3
\end{aligned}
$$

For Additional Information, see Application Note AND8003/D

- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count $=405$ devices
- $\mathrm{Pb}-$ Free Packages are Available*

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


PLCC-28
FN SUFFIX
CASE 776

## MARKING DIAGRAM*



$$
\begin{array}{ll}
\text { xxx } & =10 \text { or } 100 \\
\text { A } & =\text { Assembly Location } \\
\text { WL } & =\text { Wafer Lot } \\
\text { YY } & =\text { Year } \\
\text { WW } & =\text { Work Week } \\
\text { G } & =\text { Pb-Free Package }
\end{array}
$$

*For additional marking information, refer to

Application Note AND8002/D.

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


* All $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCO}}$ pins are tied together on the die.

Warning: All $\mathrm{V}_{\mathrm{CC}}, \mathrm{Vf}_{\mathrm{CCO}}$, and $\mathrm{V}_{\mathrm{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout: PLCC-28 (Top View)

Table 1. PIN DESCRIPTION

| Pin | Function |
| :--- | :--- |
| $D_{0}-D_{8}$ | ECL Parallel Data Inputs |
| $S-I N$ | ECL Serial Data Input |
| SEL | ECL Mode Select Input |
| CLK1, CLK2 | ECL Clock Inputs |
| $M R$ | ECL Master Reset |
| $Q_{0}-Q_{8}$ | ECL Data Outputs |
| $V_{C C}, V_{C C O}$ | Positive Supply* |
| $V_{\text {EE }}$ | Negative Supply |

${ }^{*}$ From $\mathrm{V}_{\mathrm{CC}}$ pin to each $\mathrm{V}_{\mathrm{CCO}}$ pin is an internal $100 \Omega$ resistor.


Figure 2. Logic Diagram

Table 2. FUNCTIONS

| SEL | Mode |
| :--- | :--- |
| L | Load |
| $H$ | Shift |

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 8 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -8 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} \hline 6 \\ -6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range |  |  | 0 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 lfpm | $\begin{aligned} & \hline \text { PLCC-28 } \\ & \text { PLCC-28 } \end{aligned}$ | $\begin{aligned} & \hline 63.5 \\ & 43.5 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | PLCC-28 | 22 to 26 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{V}_{\mathrm{EE}}$ | PECL Operating Range NECL Operating Range |  |  | $\begin{gathered} \hline 4.2 \text { to } 5.7 \\ -5.7 \text { to }-4.2 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave SolderPb <br> $\mathrm{Pb}-\mathrm{Free}$ |  |  | $\begin{aligned} & 265 \\ & 265 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Table 4. 10E SERIES PECL DC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ (Note 1)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 120 | 145 |  | 120 | 145 |  | 120 | 145 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3980 | 4070 | 4160 | 4020 | 4105 | 4190 | 4090 | 4185 | 4280 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 3050 | 3210 | 3370 | 3050 | 3210 | 3370 | 3050 | 3227 | 3405 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 3830 | 3995 | 4160 | 3870 | 4030 | 4190 | 3940 | 4110 | 4280 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 3050 | 3285 | 3520 | 3050 | 3285 | 3520 | 3050 | 3302 | 3555 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.3 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 5. 10E SERIES NECL DC CHARACTERISTICS $\mathrm{V}_{C \mathrm{Cx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 3)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 120 | 145 |  | 120 | 145 |  | 120 | 145 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 4) | -1020 | -930 | -840 | -980 | -895 | -810 | -910 | -815 | -720 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 4) | -1950 | -1790 | -1630 | -1950 | -1790 | -1630 | -1950 | -1773 | -1595 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1170 | -1005 | -840 | -1130 | -970 | -810 | -1060 | -890 | -720 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | -1950 | -1715 | -1480 | -1950 | -1715 | -1480 | -1950 | -1698 | -1445 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.065 |  | 0.3 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
3. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\text {EE }}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.
4. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{C C}-2.0 \mathrm{~V}$.

Table 6. 100E SERIES PECL DC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ (Note 5)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 120 | 145 |  | 120 | 145 |  | 138 | 165 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 6) | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | 3975 | 4050 | 4120 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 6) | 3190 | 3295 | 3380 | 3190 | 3255 | 3380 | 3190 | 3260 | 3380 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | 3835 | 3975 | 4120 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | 3190 | 3355 | 3525 | mV |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
5. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
6. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 7. 100E SERIES NECL DC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 7)

| Symbol | Characteristic | $0^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 120 | 145 |  | 120 | 145 |  | 138 | 165 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 8) | -1025 | -950 | -880 | -1025 | -950 | -880 | -1025 | -950 | -880 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 8) | -1810 | -1705 | -1620 | -1810 | -1745 | -1620 | -1810 | -1740 | -1620 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | -1165 | -1025 | -880 | -1165 | -1025 | -880 | -1165 | -1025 | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | -1810 | -1645 | -1475 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | 0.5 | 0.3 |  | 0.5 | 0.25 |  | 0.5 | 0.2 |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
7. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
8. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 8. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CCx}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0.0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CCx}}=0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 9)

| Symbol | Characteristic |  | -40 ${ }^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {SHIFT }}$ | Maximum Toggle Frequency |  | 700 | 900 |  | 700 | 900 |  | 700 | 900 |  | MHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay to Output | $\begin{gathered} \text { CLK } \\ \text { MR } \end{gathered}$ | $\begin{aligned} & 600 \\ & 600 \end{aligned}$ | $\begin{aligned} & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \end{aligned}$ | $\begin{aligned} & 600 \\ & 600 \end{aligned}$ | $\begin{aligned} & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \end{aligned}$ | $\begin{aligned} & 600 \\ & 600 \end{aligned}$ | $\begin{aligned} & 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \end{aligned}$ | ps |
| $\mathrm{t}_{\text {s }}$ | Setup Time | $\begin{array}{r} D \\ S E L \end{array}$ | $\begin{gathered} 50 \\ 300 \end{gathered}$ | $\begin{gathered} -100 \\ 150 \end{gathered}$ |  | $\begin{gathered} 50 \\ 300 \end{gathered}$ | $\begin{gathered} -100 \\ 150 \end{gathered}$ |  | $\begin{gathered} 50 \\ 300 \end{gathered}$ | $\begin{gathered} -100 \\ 150 \end{gathered}$ |  | ps |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | $\begin{array}{r} \mathrm{D} \\ \mathrm{SEL} \end{array}$ | $\begin{gathered} 300 \\ 75 \end{gathered}$ | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | $\begin{gathered} 300 \\ 75 \end{gathered}$ | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | $\begin{gathered} 300 \\ 75 \end{gathered}$ | $\begin{aligned} & 100 \\ & 150 \end{aligned}$ |  | ps |
| tskEw | Within-Device Skew (Note 10) | D to Q |  | 75 |  |  | 75 |  |  | 75 |  | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time |  | 900 | 700 |  | 900 | 700 |  | 900 | 700 |  | ps |
| tskEw | Within-Device Skew (Note 10) |  |  | 75 |  |  | 75 |  |  | 75 |  | ps |
| $\mathrm{t}_{\text {IITTER }}$ | Random Clock Jitter (RMS) |  |  | <1 |  |  | < 1 |  |  | < 1 |  | ps |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise/Fall Times (20-80\%) |  | 300 | 525 | 800 | 300 | 525 | 800 | 300 | 525 | 800 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm . Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.
9. 10 Series: $\mathrm{V}_{\mathrm{EE}}$ can vary $-0.46 \mathrm{~V} /+0.06 \mathrm{~V}$.

100 Series: $\mathrm{V}_{\text {EE }}$ can vary $-0.46 \mathrm{~V} /+0.8 \mathrm{~V}$.
10. Within-device skew is defined as identical transitions on similar paths through a device.


Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| MC10E142FN | PLCC-28 | 37 Units / Rail |
| MC10E142FNG | PLCC-28 <br> (Pb-Free) | 37 Units / Rail |
| MC10E142FNR2 | PLCC-28 | $500 /$ Tape \& Reel |
| MC10E142FNR2G | PLCC-28 <br> (Pb-Free) | $500 /$ Tape \& Reel |
| MC100E142FN | PLCC-28 | 37 Units / Rail |
| MC100E142FNG | PLCC-28 <br> (Pb-Free) | 37 Units / Rail |
| MC100E142FNR2 | PLCC-28 | $500 /$ Tape \& Reel |
| MC100E142FNR2G | PLCC-28 <br> (Pb-Free) | 500 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes
AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V )
AN1503/D - ECLinPS ${ }^{m}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1642/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

## MC10E142, MC100E142

## PACKAGE DIMENSIONS

## PLCC-28

FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 776-02
ISSUE E


VIEW S

NOTES:

1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
2. DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T- SEATING PLANE.
3. DIM R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 ( 0.250 ) PER SIDE.
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
5. CONTROLLING DIMENSION: INCH.
6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOS EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH TIE BAR BURRS GATE BURRS AND INTERIEAD BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE
PLASTIC BODY PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.485 | 0.495 | 12.32 | 12.57 |
| B | 0.485 | 0.495 | 12.32 | 12.57 |
| C | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.050 BSC |  | 1.27 |  |
| BSC |  |  |  |  |
| H | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | - | 0.51 | - |
| K | 0.025 | - | 0.64 | - |
| R | 0.450 | 0.456 | 11.43 | 11.58 |
| U | 0.450 | 0.456 | 11.43 | 11.58 |
| V | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| X | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | - | 0.020 | - | 0.50 |
| Z | $2^{\circ}$ | $10^{\circ}$ | $2^{\circ}$ | $10^{\circ}$ |
| G1 | 0.410 | 0.430 | 10.42 | 10.92 |
| K1 | 0.040 | - | 1.02 | - | NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635)

## MC10E142, MC100E142

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

