## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## MC10H175

## Quint Latch

## Description

The MC 10 H 175 is a quint D type latch with common reset and clock lines. This MECL 10 KH part is a functional/pinout duplication of the standard MECL $10 \mathrm{~K}^{\mathrm{TM}}$ family part, with $100 \%$ improvement in propagation delay and no increase in power-supply current.

## Features

- Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible
- $\mathrm{Pb}-$ Free Packages are Available*

TRUTH TABLE

| D | C0 | C1 | Reset | $\mathbf{Q}_{\mathbf{n + 1}}$ |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | L |
| H | L | L | X | H |
| X | H | X | L | Qn |
| X | X | H | L | Qn |
| X | H | X | H | L |
| X | X | H | H | L |

DIP
PIN ASSIGNMENT


Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).
 download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor ${ }^{\circledR}$

## http://onsemi.com



## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

## MC10H175

Table 1. MAXIMUM RATINGS

| Symbol | Characteristic | Rating | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{EE}}$ | Power Supply $\left(\mathrm{V}_{\mathrm{CC}}=0\right)$ | -8.0 to 0 | Vdc |
| $\mathrm{V}_{\mathrm{I}}$ | Input Voltage $\left(\mathrm{V}_{\mathrm{CC}}=0\right)$ | 0 to $\mathrm{V}_{\mathrm{EE}}$ | Vdc |
| $\mathrm{I}_{\text {out }}$ | Output Current- Continuous <br> - Surge | 50 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature Range | 0 to +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{Stg}}$ | Storage Temperature Range - Plastic |  |  |
| - Ceramic |  |  |  |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

Table 2. ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$ ) (Note 1 )

|  |  | $0{ }^{\circ}$ |  | $25^{\circ}$ |  | $75^{\circ}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit |
| $\mathrm{I}_{\mathrm{E}}$ | Power Supply Current | - | 107 | - | 97 | - | 107 | mA |
| $\mathrm{linH}^{\text {in }}$ | Input Current High <br> Pins 5,6,7,9,10,12,13 <br> Pin 11 | - | $\begin{gathered} 565 \\ 1120 \end{gathered}$ | - | $\begin{aligned} & 335 \\ & 660 \end{aligned}$ | - | $\begin{aligned} & 335 \\ & 660 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {inL }}$ | Input Current Low | 0.5 | - | 0.5 | - | 0.3 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Output Voltage | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| $\mathrm{V}_{\text {OL }}$ | Low Output Voltage | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| $\mathrm{V}_{\mathrm{IH}}$ | High Input Voltage | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Input Voltage | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

1. Each MECL $10 \mathrm{H}^{\top M}$ series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a $50 \Omega$ resistor to -2.0 V .

Table 3. AC PARAMETERS

|  |  | $\mathbf{0}^{\circ}$ |  | $\mathbf{2 5}^{\circ}$ |  | $\mathbf{7 5}^{\circ}$ |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit |
| $\mathrm{t}_{\text {pd }}$ | Propagation Delay |  |  |  |  |  |  | ns |
|  | Data | 0.6 | 1.6 | 0.6 | 1.6 | 0.6 | 1.7 |  |
|  | Clock | Reset | 0.7 | 1.9 | 0.7 | 2.0 | 0.8 | 2.1 |
|  |  | 1.0 | 2.2 | 1.0 | 2.3 | 1.0 | 2.4 |  |
| $\mathrm{t}_{\text {set }}$ | Set-up Time | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| $\mathrm{t}_{\text {hold }}$ | Hold Time | 0.8 | - | 0.8 | - | 0.8 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | 0.5 | 1.8 | 0.5 | 1.9 | 0.5 | 2.0 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | 0.5 | 1.8 | 0.5 | 1.9 | 0.5 | 2.0 | ns |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

## MC10H175

## APPLICATION INFORMATION

The MC 10 H 175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the
positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. THE RESET INPUT IS ENABLED ONLY WHEN THE CLOCK IS IN THE HIGH STATE.

LOGIC DIAGRAM


## MC10H175

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC10H175FN | PLLC-20 | 46 Units / Rail |
| MC10H175FNG | PLLC-20 <br> (Pb-Free) | 46 Units / Rail |
| MC10H175FNR2 | PLLC-20 | 500 / Tape \& Reel |
| MC10H175FNR2G | PLLC-20 <br> (Pb-Free) | 500 / Tape \& Reel |
| MC10H175L | CDIP-16 | 25 Unit / Rail |
| MC10H175M | SOEIAJ-16 | 50 Unit / Rail |
| MC10H175MG | SOEIAJ-16 <br> (Pb-Free) | 50 Unit / Rail |
| MC10H175P | PDIP-16 | 25 Unit / Rail |
| MC10H175PG | PDIP-16 <br> (Pb-Free) | 25 Unit / Rail |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10H175

## PACKAGE DIMENSIONS

20 LEAD PLLC
CASE 775-02
ISSUE E


VIEW S


Notes:

1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
2. DIMENSIONS IN INCHES
3. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
4. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE
5. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE
6. DIMENSIONS IN THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 ( 0.940 ). THE DAMBAR TO BE GREATER THAN 0.037 (0.940). THE DAMBAR
INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO INTRUSION(S) SHALL NOT CAUS
BE SMALLER THAN $0.025(0.635)$.

## MC10H175

## PACKAGE DIMENSIONS

SOEIAJ-16
CASE 966-01
ISSUE A


DETAIL $P$

notes:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PROTRUSI
PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR TERMINALNUMBER
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018 ).

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | --- | 2.05 | --- | 0.081 |
| $\mathrm{A}_{1}$ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| c | 0.10 | 0.20 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| $\mathrm{H}_{\mathrm{E}}$ | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| $\mathrm{L}_{\mathrm{E}}$ | 1.10 | 1.50 | 0.043 | 0.059 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| $\mathrm{Q}_{1}$ | 0.70 | 0.90 | 0.028 | 0.035 |
| z | --- | 0.78 | --- | 0.031 |

CDIP-16
L SUFFIX
CERAMIC DIP PACKAGE CASE 620A-01 ISSUE O

notes:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL
4. DIMENSION F MAY NARROW TO 0.76 ( 0.030 WHERE THE LEAD ENTERS THE CERAMIC BODY.
5 THIS DRAWING REPLACES OBSOLETE CASE OUTLINE 620-10.

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.750 | 0.785 | 19.05 | 19.93 |
| B | 0.240 | 0.295 | 6.10 | 7.49 |
| C | --- | 0.200 | --- | 5.08 |
| D | 0.015 | 0.020 | 0.39 | 0.50 |
| E | 0.050 BSC |  | 1.27 BSC |  |
| F | 0.055 | 0.065 | 1.40 | 1.65 |
| G | 0.100 BSC |  | 2.54 BSC |  |
| H | 0.008 | 0.015 | 0.21 | 0.38 |
| K | 0.125 | 0.170 | 3.18 | 4.31 |
| L | 0.300 BSC |  | 7.62 BSC |  |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | 0.020 | 0.040 | 0.51 | 1.01 |

## MC10H175

## PACKAGE DIMENSIONS



MECL 10 H and MECL 10 K are trademarks of Motorola, Inc.
ON Semiconductor and ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its oficers, employees, subsidiaries, aftiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

