

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Rev. 13.0, 8/2018

√RoHS

Quad high-side switch (dual 10 mOhm, dual 12 mOhm)

The 10XS3412 is one in a family of devices designed for low-voltage automotive lighting applications. Its four low $R_{DS(on)}$ MOSFETs (dual 10 mOhm/dual 12 mOhm) can control four separate 55/28 W bulbs, and/or Xenon modules, and/or LEDs.

Programming, control and diagnostics are accomplished using a 16-bit SPI interface. Its output with selectable slew rate improves electromagnetic compatibility (EMC) behavior. Additionally, each output has its own parallel input or SPI control for pulse-width modulation (PWM) control. The 10XS3412 allows the user to program via the SPI the fault current trip levels and duration of acceptable lamp inrush. The device has Fail-safe mode to provide functionality of the outputs in case of MCU damage.

Features

- Four protected 10 mΩ and 12 mΩ high-side switches (at 25 °C)
- Operating voltage range of 6.0 to 20 V with sleep current < 5.0 μA, extended mode from 4.0 to 28 V
- 8.0 MHz 16-bit 3.3 V and 5.0 V SPI control and status reporting with daisy chain capability
- PWM module using external clock or calibratable internal oscillator with programmable outputs delay management
- Smart overcurrent shutdown, severe short-circuit, overtemperature protection with time limited autoretry, and Fail-safe mode in case of MCU damage
- Output OFF or ON openload detection compliant to bulbs or LEDs and short to battery detection
- Analog current feedback with selectable ratio and board temperature feedback

10XS3412

HIGH-SIDE SWITCH



FK SUFFIX (PB-FREE) 98ARL10596D 24-PIN PQFN FK SUFFIX (PB-FREE) 98ASA00426D 24-PIN PQFN




Figure 1. 10XS3412 simplified application diagram



Table of Contents

| 1 | Orderable parts | . 3 |
|----|---|-----|
| 2 | Device variations | . 3 |
| 3 | Internal block diagram | . 4 |
| 4 | Pin connections | . 5 |
| 5 | Electrical characteristics | . 7 |
| | 5.1 Maximum ratings | . 7 |
| | 5.2 Static electrical characteristics | . 9 |
| | 5.3 Dynamic electrical characteristics | 14 |
| | 5.4 Timing diagrams | 21 |
| 6 | Functional description | 24 |
| | 6.1 Introduction | 24 |
| | 6.2 Functional pin description | 24 |
| | 6.3 Functional internal block description | 26 |
| 7 | Functional device operation | 27 |
| | 7.1 SPI protocol description | 27 |
| | 7.2 Operational modes | 27 |
| | 7.3 Protection and diagnostic features | 32 |
| | 7.4 Logic commands and registers | 36 |
| 8 | Typical applications | 44 |
| 9 | Packaging | 45 |
| | 9.1 Soldering information | 45 |
| | 9.2 Package mechanical dimensions | 45 |
| 10 | Additional documentation | 54 |
| | 10.1Thermal addendum (Rev 2.0) | 54 |
| 11 | Revision history | 50 |

1 Orderable parts

Table 1. Orderable part variations

| Part number (1) | Temperature (T _A) | Package |
|-----------------|-------------------------------|----------------|
| MC10XS3412CHFK | -40 to 125 °C | 24-pin PQFN |
| MC10XS3412JHFK | 40 10 120 0 | 24 piiri sariv |

Notes

1. To order parts in tape and reel, add the R2 suffix to the part number.

2 Device variations

Table 2. Device variations

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-----------------------|----------|------------|----------|------|
| Wake input clamp voltage, I _{CL(WAKE)} < 2.5 mA • 10XS3412CHFK • 10XS3412JHFK | V _{CL(WAKE)} | 19 20 | 25 27 | 32 35 | ٧ |
| Fault detection blanking time • 10XS3412CHFK • 10XS3412JHFK | t _{FAULT} | - | 5.0 5.0 | 20 10 | μs |
| Output shutdown delay time • 10XS3412CHFK • 10XS3412JHFK | t _{DETECT} | - | 7.0 7.0 | 30 20 | με |
| Peak Package Reflow Temperature During Reflow, ⁽²⁾ , ⁽³⁾ • 10XS3412CHFK • 10XS3412JHFK | T _{PPRT} | | | Note 3 | °C |

Notes

- 2. Pin soldering temperature limit is for 40 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 3. NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.

3

3 Internal block diagram




Figure 2. 10XS3412 simplified internal block diagram

4 Pin connections

Transparent Top View of Package




Figure 3. 10XS3412 pin connections

Table 3. 10XS3412 pin definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 24.

| Pin number | Pin name | Pin function | Formal name | Definition |
|------------------|--------------------------|--------------|------------------------------|--|
| 1 | CSNS | Output | Output current monitoring | This pin reports an analog value proportional to the designated HS[0:3] output current or the temperature of the GND flag (pin 14). It is used externally to generate a ground-referenced voltage for the microcontroller (MCU) . Current recopy and temperature feedback is SPI programmable. |
| 2 3 5 6 | IN0 IN1 IN2 IN3 | Input | Direct inputs | Each direct input controls the device mode. The IN[0:3] high-side input pins are used to directly control HS0:HS3 high-side output pins. The PWM frequency can be generated from IN0 pin to PWM module in case of external clock is set. |
| 7 | FS | Output | Fault status (active low) | This pin is an open drain configured output requiring an external pull-up resistor to V_{DD} for fault reporting. |
| 8 | WAKE | Input | Wake | This input pin controls the device mode. |
| 9 | RST | Input | Reset | This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low-current Sleep mode. |
| 10 | CS | Input | Chip select (active low) | This input pin is connected to a chip select output of a master microcontroller (MCU). |
| 11 | SCLK | Input | Serial clock | This input pin is connected to the MCU providing the required bit shift clock for SPI communication. |
| 12 | SI | Input | Serial input | This pin is a command data input pin connected to the SPI serial data output of the MCU or to the SO pin of the previous device of a daisy-chain of devices. |
| 13 | VDD | Power | Digital drain voltage | This pin is an external voltage input pin used to supply power interfaces to the SPI bus. |
| 14, 17, 23 | GND | Ground | Ground | These pins, internally shorted, are the ground for the logic and analog circuitry of the device. These ground pins must be also shorted in the board. |

Table 3. 10XS3412 pin definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page 24.

| Pin number | Pin name | Pin function | Formal name | Definition |
|----------------------|--------------------------|--------------|-----------------------|---|
| 15 | VPWR | Power | Positive power supply | This pin connects to the positive power supply and is the source of operational power for the device. |
| 16 | so | Output | Serial output | This output pin is connected to the SPI serial data input pin of the MCU or to the SI pin of the next device of a daisy-chain of devices. |
| 18 19 21 22 | HS3 HS1 HS0 HS2 | Output | High-side outputs | Protected 10 m Ω (HS0 and HS1) 12 m Ω (HS2 and HS3) high-side power output pins to the load. |
| 4, 20 | NC | N/A | No connect | These pins may not be connected. |
| 24 | FSI | Input | Fail-safe input | This input enables the watchdog timeout feature. |

5 Electrical characteristics

5.1 Maximum ratings

Table 4. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|---|---|--------------------------------|----------|
| ELECTRICAL RATINGS | | | <u> </u> |
| V _{PWR} supply voltage range • Load dump at 25 °C (400 ms) • Maximum operating voltage • Reverse battery at 25 °C (2.0 min.) | V _{PWR(SS)} | 41 28 -18 | V |
| V _{DD} supply voltage range | V _{DD} | -0.3 to 5.5 | V |
| Input/output voltage | (7) | -0.3 to V _{DD} +0.3 | V |
| WAKE input clamp current | I _{CL(WAKE)} | 2.5 | mA |
| CSNS input clamp current | I _{CL(CSNS)} | 2.5 | mA |
| HS [0:3] voltage • Positive • Negative | V _{HS[0:3]} | 41 -16 | V |
| Output current ⁽⁴⁾ | I _{HS[0:3]} | 6 | Α |
| Output clamp energy using Single-pulse method ⁽⁵⁾ | E _{CL[0:3]} | 100 | mJ |
| ESD Voltage ⁽⁶⁾ • Human Body Model (HBM) for HS[0:3], VPWR and GND • Human Body Model (HBM) for other pins • Charge Device Model (CDM) Corner pins (1, 13, 19, 21) All other pins (2-12, 14-18, 20, 22-24) | V _{ESD1} V _{ESD2} V _{ESD3} V _{ESD4} | ±8000 ±2000 ±750 ±500 | V |
| THERMAL RATINGS | | | 1 |
| Operating temperature • Ambient • Junction | T _A | -40 to 125 -40 to 150 | °C |
| Storage temperature | T _{STG} | -55 to 150 | °C |

- 4. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.
- 5. Active clamp energy using single-pulse method (L = 2.0 mH, R_L = 0 Ω , V_{PWR} = 14 V, T_J = 150°C initial).
- 6. ESD testing is performed in accordance with the Human Body Model (HBM) ($C_{ZAP} = 100 \text{ pF}$, $R_{ZAP} = 1500 \Omega$), the Machine Model (MM) ($C_{ZAP} = 200 \text{ pF}$, $R_{ZAP} = 0 \Omega$), and the Charge Device Model (CDM), Robotic ($C_{ZAP} = 4.0 \text{ pF}$).
- 7. Input / Output pins are: IN[0:3], RSTB, FSI, CSNS, SI, SCLK, CSB, SO, FSB

Table 4. Maximum ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|--|--------------------------------------|------------|------|
| THERMAL RESISTANCE | | | |
| Thermal Resistance ⁽⁸⁾ • Junction to Case • Junction to Ambient | R _{θJC} R _{θJA} | <1.0 30 | °C/W |
| Peak Package Reflow Temperature During Reflow ⁽⁹⁾ , ⁽¹⁰⁾ • 10XS3412CHFK • 10XS3412JHFK | T _{PPRT} | Note 9 | °C |

- 8. Device mounted on a 2s2p test board per JEDEC JESD51-2. 15 °C/W of R_{θJA} can be reached in a real application case (4 layers board).
- 9. Pin soldering temperature limit is for 40 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 10. NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.

5.2 Static electrical characteristics

Table 5. Static electrical characteristics

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|--------------------------|------------|------------|-----------|----------------------|
| POWER INPUTS | | | 1 | 1 | |
| Battery supply voltage range • Fully operational • Extended mode ⁽¹¹⁾ | V _{PWR} | 6.0 4.0 | _ _ | 20 28 | V |
| Battery clamp voltage ⁽¹²⁾ | V _{PWR(CLAMP)} | 41 | 47 | 53 | V |
| V _{PWR} operating supply current • Outputs commanded ON, HS[0:3] open, IN[0:3] > V _{IH} | I _{PWR(ON)} | _ | 6.5 | 20 | mA |
| V _{PWR} supply current • Outputs commanded OFF, OFF openload detection disabled, HS[0:3] shorted to the ground with V _{DD} = 5.5 V WAKE > V _{IH} or RST > V _{IH} and IN[0:3] < V _{IL} | I _{PWR(SBY)} | _ | 6.5 | 8.0 | mA |
| Sleep state supply current $V_{PWR} = 12 \text{ V}, \overline{RST} = \text{WAKE} = \text{IN}[0:3] < V_{IL}, \text{ HS}[0:3] \text{ shorted to the ground}$ • $T_A = 25 ^{\circ}\text{C}$ • $T_A = 85 ^{\circ}\text{C}$ | I _{PWR(SLEEP)} | <u>-</u> | 1.0 | 5.0 30 | μА |
| V _{DD} supply voltage | V _{DD(ON)} | 3.0 | _ | 5.5 | V |
| V _{DD} supply current at V _{DD} = 5.5 V • No SPI communication • 8.0 MHz SPI communication ⁽¹³⁾ | I _{DD(ON)} | _ _ | 1.6 5.0 | 2.2 | mA |
| V _{DD} sleep state current at V _{DD} = 5.5 V | I _{DD(SLEEP)} | _ | - | 5.0 | μΑ |
| Overvoltage shutdown threshold | V _{PWR(OV)} | 28 | 32 | 36 | V |
| Overvoltage shutdown hysteresis | V _{PWR(OVHYS)} | 0.2 | 0.8 | 1.5 | V |
| Undervoltage shutdown threshold ⁽¹⁴⁾ | V _{PWR(UV)} | 3.3 | 3.9 | 4.3 | V |
| V_{PWR} and V_{DD} power-on reset threshold | V _{SUPPLY(POR)} | 0.5 | - | 0.9 | V _{PWR(UV)} |
| Recovery undervoltage threshold | Vpwr(UV)_UP | 3.4 | 4.1 | 4.5 | V |
| V_{DD} supply failure threshold (for $V_{PWR} > V_{PWR(UV)}$) | V _{DD(FAIL)} | 2.2 | 2.5 | 2.8 | V |

Notes

- 11. In extended mode, the functionality is guaranteed but not the electrical parameters. From 4.0 V to 6.0 V voltage range, the device is only protected with the thermal shutdown detection.
- 12. Measured with the outputs open.
- 13. Typical value guaranteed per design.
- 14. Output will automatically recover with time limited autoretry to instructed state when V_{PWR} voltage is restored to normal as long as the V_{PWR} degradation level did not go below the undervoltage power-on reset threshold. This applies to all internal device logic that is supplied by V_{PWR} and assumes that the external V_{DD} supply is within specification.

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|------------------------|------------------|------------------|----------------------|------|
| OUTPUTS HS0 TO HS3 | | I | | | l. |
| $\begin{aligned} & \text{HS}[0,1] \text{ output Drain-to-Source ON resistance } \left(I_{\text{HS}} = 5.0 \text{ A}, \text{ T}_{\text{A}} = 25 ^{\circ}\text{C}\right) \\ & \bullet \text{V}_{\text{PWR}} = 4.5 \text{ V} \\ & \bullet \text{V}_{\text{PWR}} = 6.0 \text{ V} \\ & \bullet \text{V}_{\text{PWR}} = 10 \text{ V} \\ & \bullet \text{V}_{\text{PWR}} = 13 \text{ V} \end{aligned}$ | R _{DS_01(ON)} | - - - | - - - - | 36 16 10 | mΩ |
| $\label{eq:hs_energy} \begin{split} &\text{HS[0,1] output Drain-to-Source ON resistance (I_{HS} = 5.0 \text{ A}, T_{A} = 150 \text{ °C})} \\ & \bullet \text{V}_{PWR} = 4.5 \text{ V} \\ & \bullet \text{V}_{PWR} = 6.0 \text{ V} \\ & \bullet \text{V}_{PWR} = 10 \text{ V} \\ & \bullet \text{V}_{PWR} = 13 \text{ V} \end{split}$ | R _{DS_01(ON)} | - - - | - - - - | 62 27 17 17 | mΩ |
| HS[0,1] output Source-to-Drain ON resistance (I_{HS} = -5.0 A, V_{PWR} = 18 V) ⁽¹⁵⁾ • T_A = 25 °C • T_A = 150 °C | R _{SD_01(ON)} | _ _ | _ _ | 15 20 | mΩ |
| HS[2,3] output Drain-to-Source ON resistance ($I_{HS} = 5.0 \text{ A}$, $T_{A} = 25 ^{\circ}\text{C}$) • $V_{PWR} = 4.5 ^{\circ}\text{V}$ • $V_{PWR} = 6.0 ^{\circ}\text{V}$ • $V_{PWR} = 10 ^{\circ}\text{V}$ • $V_{PWR} = 13 ^{\circ}\text{V}$ | R _{DS_23(ON)} | - - - | - - - - | 44 19 12 12 | mΩ |
| $\label{eq:HS} \begin{split} &\text{HS[2,3] output Drain-to-Source ON resistance (I_{HS} = 5.0 \text{ A}, T_{A} = 150 \text{ °C})} \\ & \bullet \text{V}_{PWR} = 4.5 \text{ V} \\ & \bullet \text{V}_{PWR} = 6.0 \text{ V} \\ & \bullet \text{V}_{PWR} = 10 \text{ V} \\ & \bullet \text{V}_{PWR} = 13 \text{ V} \end{split}$ | R _{DS_23(ON)} | - - - - | - - - - | 75 33 21 21 | mΩ |
| HS[2,3] output Source-to-Drain ON resistance (I _{HS} = -5.0 A, V _{PWR} = -18 V) ⁽¹⁵⁾ • T_A = 25 °C • T_A = 150 °C | R _{SD_23(ON)} | - - | - - | 18 24 | mΩ |
| Maximum severe short-circuit impedance detection ⁽¹⁶⁾ | R _{SHORT} | 28 | 64 | 100 | mΩ |

^{15.} Source-Drain ON resistance (reverse Drain-to-Source ON resistance) with negative polarity V_{PWR}.

^{16.} Short-circuit impedance calculated from HS[0:3] to GND pins. Value guaranteed per design.

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|------------------------|------|-------------------|------|------|
| DUTPUTS HS0 TO HS3 (continued) | l . | | | | |
| Output overcurrent detection levels (6.0 V ≤ V _{HS[0:3]} ≤ 20 V) | | | | | Α |
| 28 W bit = 0 | OCHI1_0 | 78 | 94.0 | 110 | |
| | OCHI2_0 | 50 | 60.0 | 70 | |
| | OC1_0 | 44.1 | 52.5 | 60.9 | |
| | OC2_0 | 37.8 | 45.0 | 52.2 | |
| | OC3_0 | 31.5 | 37.5 | 43.5 | |
| | OC4_0 | 25.2 | 30.0 | 34.8 | |
| | OCLO4_0 | 18.9 | 22.5 | 26.1 | |
| | OCLO3_0 | 12.6 | 15.0 | 17.4 | |
| | OCLO2_0 | 10.0 | 12.0 | 14.0 | |
| | OCLO1_0 | 6.4 | 8.0 | 9.6 | |
| 28 W bit = 1 | OCHI1_1 | 39 | 47.0 | 55 | |
| | OCHI2_1 | 25 | 30.0 | 35 | |
| | OC1_1 | 22.0 | 26.2 | 30.5 | |
| | OC2_1 | 18.9 | 22.5 | 26.1 | |
| | OC3 1 | 15.7 | 18.7 | 21.8 | |
| | OC4_1 | 12.6 | 15.0 | 17.4 | |
| | OCLO4 1 | 9.4 | 11.2 | 13.1 | |
| | OCLO3_1 | 6.0 | 7.5 | 9.0 | |
| | OCLO2_1 | 4.5 | 6.0 | 7.5 | |
| | OCLO1_1 | 3.0 | 4.0 | 5.0 | |
| Current sense ratio $(6.0 \text{ V} \le _{\text{HS}[0:3]} \le 20 \text{ V}, \text{ CSNS} \le 5.0 \text{ V})^{(17)}$ • 28 W bit = 0 | | | | | |
| • CSNS_ratio bit = 0 | C _{SR0 0} | _ | 1/8700 | _ | |
| • CSNS_ratio bit = 1 | C _{SR1_0} | _ | 1/53000 | _ | _ |
| • 28 W bit = 1 | _ | | | | |
| CSNS_ratio bit = 0CSNS_ratio bit = 1 | C _{SR0_1} | _ | 1/4350 1/26500 | _ | |
| Current sense ratio (C _{SR0}) accuracy (6.0 V ≤ V _{HS[0:3]} ≤ 20 V) | C _{SR1_1} | | 1/20300 | | |
| with 28 W bit=0 | | | | | |
| Output current 12.5 A | | -12 | _ | 12 | |
| 5.0 A | C _{SR0_0_ACC} | -13 | _ | 13 | % |
| 3.0 A | | -16 | _ | 16 | |
| 1.5 A | | -20 | _ | 20 | |
| | | | | | |

Notes

17. Current sense ratio = I_{CSNS} / I_{HS[0:3]}

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|-------------------------------------|-----------------------|-----------------------|-----------------------|------|
| OUTPUTS HS0 TO HS3 (continued) | l | | | | |
| Current sense ratio (C_{SR0}) accuracy (6.0 V \leq V _{HS} \leq 20 V) with 28 W bit=1 • Output current 3.0 A 1.5 A | C _{SR0_1_ACC} | -16 -20 | - - | 16 20 | % |
| C_{SR0} current recopy accuracy with one calibration point $(6.0 \text{ V} \le \text{V}_{HS[0:3]} \le 20 \text{ V})^{(1)}$ • Output current 5.0 A | C _{SR0_0_ACC(C} AL) | -5.0 | - | 5.0 | % |
| C_{SR0} current recopy temperature drift (6.0 V \leq V _{HS[0:3]} \leq 20 V) with 28 W bit=0 ⁽¹⁹⁾ • Output current 5.0 A | $\Delta_{(C_{SR0_0})}/\Delta_{(T)}$ | | | 0.04 | %/°C |
| Current sense ratio (C_{SR1}) accuracy (6.0 V \leq V _{HS[0:3]} \leq 20 V) with 28 W bit=0 • Output current 12.5 A 75 A | C _{SR1_0_ACC} | -17 -12 | 1 1 | +17 +12 | % |
| Current sense clamp voltage • CSNS Open; I _{HS[0:3]} = 5.0 A with C _{SR0} ratio | V _{CL(CSNS)} | V _{DD} +0.25 | | V _{DD} +1.0 | V |
| OFF openload detection source current ⁽²⁰⁾ | I _{OLD(OFF)} | 30 | - | 100 | μΑ |
| OFF openload fault detection voltage threshold | V _{OLD(THRES)} | 2.0 | 3.0 | 4.0 | V |
| ON openload fault detection current threshold | I _{OLD(ON)} | 100 | 300 | 600 | mA |
| ON openload fault detection current threshold with LED V _{HS[0:3]} = V _{PWR} - 0.75 V | I _{OLD(ON_LED)} | 2.5 | 5.0 | 10 | mA |
| Output short to V _{PWR} detection voltage threshold Output programmed OFF | V _{OSD(THRES)} | V _{PWR} -1.2 | V _{PWR} -0.8 | V _{PWR} -0.4 | V |
| Output negative clamp voltage • $0.5~\text{A} \le I_{\text{HS}[0:3]} \le 5.0~\text{A}$, output programmed OFF | V _{CL} | -22 | - | -16 | V |
| Output overtemperature shutdown for 4.5 V < V _{PWR} < 28 V | T _{SD} | 155 | 175 | 195 | °C |

- 18. Based on statistical analysis. It is not production tested.
- 19. Based on statistical data: delta(C_{SR0})/delta(T)={(measured I_{CSNS} at T₁ measured I_{CSNS} at T₂) / measured I_{CSNS} at room} / {T₁-T₂}. No production tested
- 20. Output OFF openload detection current is the current required to flow through the load for the purpose of detecting the existence of an openload condition when the specific output is commanded OFF. Pull-up current is measured for V_{HS}=V_{OLD(THRES)}

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-----------------------|----------------------|---------------|----------------------|------|
| CONTROL INTERFACE | <u> </u> | | | Į. | |
| Input logic high voltage ⁽²¹⁾ | V _{IH} | 2.0 | - | V _{DD} +0.3 | V |
| Input logic low voltage ⁽²¹⁾ | V _{IL} | -0.3 | _ | 0.8 | V |
| Input logic pull-down current (SCLK, SI) ⁽²⁴⁾ | I _{DWN} | 5.0 | _ | 20 | μΑ |
| Input logic pull-up current (CS)(25) | I _{UP} | 5.0 | _ | 20 | μΑ |
| SO, FS tri-state capacitance ⁽²²⁾ | C _{SO} | - | _ | 20 | pF |
| Input logic pull-down resistor (RST, WAKE and IN[0:3]) | R _{DWN} | 125 | 250 | 500 | kΩ |
| Input capacitance ⁽²²⁾ | C _{IN} | _ | 4.0 | 12 | pF |
| Wake input clamp voltage ⁽²³⁾ , I _{CL(WAKE)} < 2.5 mA • 10XS3412CHFK • 10XS3412JHFK | V _{CL(WAKE)} | 19 20 | 25 27 | 32 35 | V |
| Wake input forward voltage • I _{CL(WAKE)} = -2.5 mA | V _{F(WAKE)} | -2.0 | - | -0.3 | V |
| SO high state output voltage • I _{OH} = 1.0 mA | V _{SOH} | V _{DD} -0.4 | I | _ | ٧ |
| SO and FS low state output voltage • I _{OL} = -1.0 mA | V _{SOL} | 1 | - | 0.4 | ٧ |
| SO, CSNS and \overline{FS} tri-state leakage current \bullet \overline{CS} = V _{IH} and 0 V \leq V _{SO} \leq V _{DD} , or \overline{FS} = 5.5 V, or CSNS=0.0 V | I _{SO(LEAK)} | -2.0 | 0 | 2.0 | μΑ |
| FSI external pull-down resistance ⁽²⁶⁾ • Watchdog disabled • Watchdog enabled | RFS | _ 10 | 0 Infinite | 1.0 - | kΩ |

- 21. Upper and lower logic threshold voltage range applies to SI, $\overline{\text{CS}}$, SCLK, $\overline{\text{RST}}$, IN[0:3] and WAKE input signals. The WAKE and $\overline{\text{RST}}$ signals may be supplied by a derived voltage referenced to V_{PWR}.
- 22. Input capacitance of SI, $\overline{\text{CS}}$, SCLK, $\overline{\text{RST}}$, IN[0:3] and WAKE. This parameter is guaranteed by process monitoring but is not production tested.
- 23. The current must be limited by a series resistance when using voltages > 7.0 V.
- 24. Pull-down current is with $V_{SI} \ge 1.0 \text{ V}$ and $V_{SCLK} \ge 1.0 \text{ V}$.
- 25. Pull-up current is with $V_{\overline{CS}} \le 2.0 \text{ V}$. \overline{CS} has an active internal pull-up to V_{DD} .
- 26. In Fail-safe HS[0:3] depends respectively on ON[0:3]. FSI has an active internal pull-up to $V_{REG} \sim 3.0 \text{ V}$.

5.3 Dynamic electrical characteristics

Table 6. Dynamic electrical characteristics

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|---------------------|------|------|-----|------|
| POWER OUTPUT TIMING HS0 TO HS3 | I | | 1 | | |
| Output rising medium slew rate (medium speed slew rate / SR[1:0]=00) ⁽²⁷⁾ • V _{PWR} = 14 V | SR _{R_00} | 0.15 | 0.3 | 0.6 | V/μs |
| Output rising slow slew rate (low speed slew rate / SR[1:0]=01) ⁽²⁷⁾ • V _{PWR} = 14 V | SR _{R_01} | 0.07 | 0.15 | 0.3 | V/μs |
| Output falling fast slew rate (high speed slew rate / SR[1:0]=10) ⁽²⁷⁾ • V _{PWR} = 14 V | SR _{R_10} | 0.3 | 0.6 | 1.2 | V/μs |
| Output falling medium slew rate (medium speed slew rate / SR[1:0]=00) ⁽²⁷⁾ • V _{PWR} = 14 V | SR _{F_00} | 0.15 | 0.3 | 0.6 | V/μs |
| Output falling slow slew rate (low speed slew rate / SR[1:0]=01) ⁽²⁷⁾ • V _{PWR} = 14 V | SR _{F_01} | 0.07 | 0.15 | 0.3 | V/μs |
| Output rising fast slew rate (high speed slew rate / SR[1:0]=10) ⁽²⁷⁾ • V _{PWR} = 14 V | SR _{F_10} | 0.3 | 0.6 | 1.2 | V/μs |
| HS[0,1] output turn-on and turn-off delay time ⁽²⁸⁾ • V _{PWR} = 14 V | t _{DLY_01} | 45 | 70 | 95 | μs |
| HS[2,3] output turn-on and turn-off delay time ⁽²⁸⁾ • V _{PWR} = 14 V | t _{DLY_23} | 40 | 65 | 90 | μs |
| Driver output matching slew rate (SR_R/SR_F) V_{PWR} = 14 V @ 25 °C and for medium speed slew rate ($SR[1:0]=00$) | ΔSR | 0.8 | 1.0 | 1.2 | |
| Driver output matching time (t _{DLY(ON)} - t _{DLY(OFF)}) V _{PWR} = 14 V, f _{PWM} = 240 Hz, PWM duty cycle = 50%, @ 25 °C for medium speed slew rate (SR[1:0]=00) | Δt_{RF} | -25 | -5.0 | 15 | μs |

^{27.} Rise and fall slew rates measured across a 5.0 Ω resistive load at high-side output = 30% to 70% (see Figure 4, page 21).

^{28.} Turn-on delay time measured from rising edge of any signal (IN[0:3] and \overline{CS}) that would turn the output ON to $V_{HS[0:3]} = V_{PWR} / 2$ with $R_L = 5.0 \ \Omega$ resistive load. Turn-OFF delay time measured from falling edge of any signal (IN[0:3] and \overline{CS}) that would turn the output OFF to $V_{HS[0:3]} = V_{PWR} / 2$ with $R_L = 5.0 \ \Omega$ resistive load.

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|---------------------|-----|-------------------|----------|------|
| POWER OUTPUT TIMING HS0 TO HS3 (continued) | | | · · | I | l . |
| Fault detection blanking time ⁽²⁹⁾ • 10XS3412CHFK • 10XS3412JHFK | t _{FAULT} | | 5.0 5.0 | 20 10 | μs |
| Output shutdown delay time ⁽³⁰⁾ • 10XS3412CHFK • 10XS3412JHFK | t _{DETECT} | | 7.0 7.0 | 30 20 | μs |
| CSNS valid time ⁽³¹⁾ | t _{CNSVAL} | - | 70 | 100 | μs |
| Watchdog timeout ⁽³²⁾ | t _{WDTO} | 217 | 310 | 400 | ms |
| ON openload fault cyclic detection period with LED Internal clock (PWM_en bit = 1 & CLOCK_Set = 1) External clock (PWM_en bit = 1 & CLOCK_Set = 0) | T _{OLLED} | 6.4 | 8.3 PWM period | 12 - | ms |

Notes

- 29. Time necessary to report the fault to FS pin.
- 30. Time necessary to switch off the output in case of OT or OC or SC or UV fault detection (from negative edge of FS pin to HS voltage = 50% of V_{PWR}
- 31. Time necessary for CSNS to be within $\pm 5\%$ of the targeted value (from HS voltage = 50% of V_{PWR} to $\pm 5\%$ of the targeted CSNS value).
- 32. For FSI open, the Watchdog timeout delay measured from the rising edge of RST, to HS[0,2] output state depend on the corresponding input command.

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|---------------------|-------|-------|-------|------|
| Output overcurrent time step for 28 W bit = 0 | | | | | ms |
| OC[1:0]=00 (slow by default) | t _{OC1_00} | 4.40 | 6.30 | 8.02 | |
| | t _{OC2_00} | 1.62 | 2.32 | 3.00 | |
| | t _{OC3_00} | 2.10 | 3.00 | 3.90 | |
| | t _{OC4_00} | 2.88 | 4.12 | 5.36 | |
| | t _{OC5_00} | 4.58 | 6.56 | 8.54 | |
| | t _{OC6_00} | 10.16 | 14.52 | 18.88 | |
| | t _{OC7_00} | 73.2 | 104.6 | 134.0 | |
| OC[1:0]=01 (fast) | t _{OC1_01} | 1.10 | 1.57 | 2.00 | |
| | t _{OC2_01} | 0.40 | 0.58 | 0.75 | |
| | t _{OC3_01} | 0.52 | 0.75 | 0.98 | |
| | t _{OC4_01} | 0.72 | 1.03 | 1.34 | |
| | t _{OC5_01} | 1.14 | 1.64 | 2.13 | |
| | t _{OC6_01} | 2.54 | 3.63 | 4.72 | |
| | t _{OC7_01} | 18.2 | 26.1 | 34.0 | |
| OC[1:0]=10 (medium) | | | | | |
| | t _{OC1_10} | 2.20 | 3.15 | 4.01 | |
| | t _{OC2_10} | 0.81 | 1.16 | 1.50 | |
| | t _{OC3_10} | 1.05 | 1.50 | 1.95 | |
| | t _{OC4_10} | 1.44 | 2.06 | 2.68 | |
| | t _{OC5_10} | 2.29 | 3.28 | 4.27 | |
| | t _{OC6_10} | 5.08 | 7.26 | 9.44 | |
| | t _{OC7_10} | 36.6 | 52.3 | 68.0 | |
| OC[1:0]=11 (very slow) | t _{OC1_11} | 8.8 | 12.6 | 16.4 | |
| | t _{OC2_11} | 3.2 | 4.6 | 21.4 | |
| | t _{OC3_11} | 4.2 | 6.0 | 7.8 | |
| | t _{OC4_11} | 5.7 | 8.2 | 10.7 | |
| | t _{OC5_11} | 9.1 | 13.1 | 17.0 | |
| | t _{OC6_11} | 20.3 | 29.0 | 37.7 | |
| | t _{OC7_11} | 146.4 | 209.2 | 272.0 | |

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|---------------------|-------|-------|-------|------|
| Output overcurrent time step for 28 W bit = 1 | | | | | ms |
| OC[1:0]=00 (slow by default) | t _{OC1_00} | 3.4 | 4.9 | 6.4 | |
| | t _{OC2_00} | 1.1 | 1.6 | 2.1 | |
| | t _{OC3_00} | 1.4 | 2.1 | 2.8 | |
| | t _{OC4_00} | 2.0 | 2.9 | 3.8 | |
| | t _{OC5_00} | 3.4 | 4.9 | 6.4 | |
| | t _{OC6_00} | 8.5 | 12.2 | 15.9 | |
| | t _{OC7_00} | 62.4 | 89.2 | 116.0 | |
| OC[1:0]=01 (fast) | t _{OC1_01} | 0.86 | 1.24 | 1.61 | |
| | t _{OC2_01} | 0.28 | 0.40 | 0.52 | |
| | t _{OC3_01} | 0.36 | 0.52 | 0.68 | |
| | t _{OC4_01} | 0.51 | 0.74 | 0.96 | |
| | t _{OC5_01} | 0.78 | 1.12 | 1.46 | |
| | t _{OC6_01} | 2.14 | 3.06 | 3.98 | |
| | t _{OC7_01} | 20.2 | 22.2 | 28.9 | |
| OC[1:0]=10 (medium) | | | | | |
| | t _{OC1_10} | 1.7 | 2.5 | 3.3 | |
| | t _{OC2_10} | 0.5 | 0.8 | 1.0 | |
| | t _{OC3_10} | 0.7 | 1.0 | 1.3 | |
| | t _{OC4_10} | 1.0 | 1.5 | 2.0 | |
| | t _{OC5_10} | 1.7 | 2.5 | 3.3 | |
| | t _{OC6_10} | 4.2 | 6.1 | 6.0 | |
| | t _{OC7_10} | 31.2 | 44.6 | 58.0 | |
| OC[1:0]=11 (very slow) | t _{OC1_11} | 6.8 | 9.8 | 12.8 | |
| | t _{OC2_11} | 2.2 | 3.2 | 16.7 | |
| | t _{OC3_11} | 2.9 | 4.2 | 5.5 | |
| | t _{OC4_11} | 4.0 | 5.8 | 7.6 | |
| | t _{OC5_11} | 6.8 | 9.8 | 12.8 | |
| | t _{OC6_11} | 17.0 | 24.4 | 31.8 | |
| | t _{OC7_11} | 124.8 | 178.4 | 232.0 | |

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|---------------------|------------|------------|------------|------|
| Bulb cooling time step for 28 W bit = 0 | | | | | ms |
| CB[1:0]=00 or 11 (medium) | t _{BC1_00} | 242 | 347 | 452 | |
| | t _{BC2_00} | 126 | 181 | 236 | |
| | t _{BC3_00} | 140 | 200 | 260 | |
| | t _{BC4_00} | 158 | 226 | 294 | |
| | t _{BC5_00} | 181 | 259 | 337 | |
| | t _{BC6_00} | 211 | 302 | 393 | |
| CB[1:0]=01 (fast) | t _{BC1_01} | 121 | 173 | 226 | |
| | t _{BC2_01} | 63 | 90 | 118 | |
| | t _{BC3_01} | 70 | 100 | 130 | |
| | t _{BC4_01} | 79 | 113 | 147 | |
| | t _{BC5_01} | 90 | 129 | 169 | |
| ODI4-01-40 (-law) | t _{BC6_01} | 105 | 151 | 197 | |
| CB[1:0]=10 (slow) | | 404 | 604 | 1004 | |
| | t _{BC1_10} | 484 | 694 | 1904 | |
| | t _{BC2_10} | 252 | 362 | 472 | |
| | t _{BC3_10} | 280 | 400 452 | 520 588 | |
| | t _{BC4_10} | 316 362 | 518 | 674 | |
| | t _{BC5_10} | 422 | 604 | 786 | |
| for 28 W bit = 1 | ^t BC6_10 | 422 | 004 | 700 | |
| CB[1:0]=00 or 11 (medium) | | | | | |
| | t _{BC1_00} | 291 | 417 | 542 | |
| | t _{BC2_00} | 156 | 224 | 292 | |
| | t _{BC3_00} | 178 | 255 | 332 | |
| | t _{BC4_00} | 208 | 298 | 388 | |
| | t _{BC5_00} | 251 | 359 | 467 | |
| CP[1:0]=01 (foot) | t _{BC6_00} | 314 | 449 | 584 | |
| CB[1:0]=01 (fast) | | 146 | 200 | 270 | |
| | t _{BC1_01} | 146 | 209 | 272 | |
| | t _{BC2_01} | 78 88 | 112 127 | 146 166 | |
| | t _{BC3_01} | | | | |
| | t _{BC4_01} | 101 | 145 | 189 | |
| | t _{BC5_01} | 126 | 180 | 234 | |
| CB[1:0]=10 (slow) | t _{BC6_01} | 226 | 324 | 422 | |
| | t _{BC1_10} | 583 | 834 | 1085 | |
| | t _{BC2_10} | 312 | 448 | 582 | |
| | t _{BC3_10} | 357 | 510 | 665 | |
| | t _{BC4_10} | 417 | 596 | 775 | |
| | t _{BC5_10} | 501 | 717 | 933 | |
| | t _{BC6_10} | 628 | 898 | 1170 | |

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|---|------|------|------|-------|
| PWM MODULE TIMING | | | | | |
| Input PWM clock range on IN0 | f _{INO} | 7.68 | _ | 51.2 | kHz |
| Input PWM clock low frequency detection range on IN0 ⁽³³⁾ | f _{IN0(LOW)} | 1.0 | 2.0 | 4.0 | kHz |
| Input PWM clock high frequency detection range on IN0 ⁽³³⁾ | f _{IN0(HIGH)} | 100 | 200 | 400 | kHz |
| Output PWM frequency range | f _{PWM} | _ | _ | 1.0 | kHz |
| Output PWM frequency accuracy using calibrated oscillator | A _{FPWM(CAL)} | -10 | _ | +10 | % |
| Default output PWM frequency using internal oscillator | f _{PWM(0)} | 84 | 120 | 156 | Hz |
| CS calibration low minimum time detection range | t _{CSB(MIN)} | 14 | 20 | 26 | μs |
| CS calibration low maximum time detection range | t _{CSB(MAX)} | 140 | 200 | 260 | μs |
| Output PWM duty-cycle range for fpwm = 1.0 kHz for high speed slew rate ⁽³⁴⁾ | R _{PWM} _1k | 6.0 | _ | 94 | % |
| Output PWM duty-cycle range for fpwm = 400 Hz ⁽³⁴⁾ | R _{PWM} _400 | 10 | _ | 98 | % |
| Output PWM duty-cycle range for fpwm = 200 Hz (34) | R _{PWM} _200 | 5.0 | _ | 98 | % |
| INPUT TIMING | | | 1 | · · | 1 |
| Direct input toggle timeout | t _{IN} | 175 | 250 | 325 | ms |
| AUTORETRY TIMING | <u>, </u> | | 1 | 1 | " |
| Autoretry period | t _{AUTO} | 105 | 150 | 195 | ms |
| TEMPERATURE ON THE GND FLAG | | | | | |
| Thermal prewarning detection ⁽³⁵⁾ | T _{OTWAR} | 110 | 125 | 140 | °C |
| Analog temperature feedback at T _A = 25 °C with R _{CSNS} =2.5 kΩ | T _{FEED} | 1.15 | 1.20 | 1.25 | V |
| Analog temperature feedback derating with R $_{CSNS}$ =2.5 k $\Omega^{(36)}$ | DT _{FEED} | -3.5 | -3.7 | -3.9 | mV/°C |

- 33. Clock fail detector available for PWM_en bit is set to logic [1] and CLOCK_sel is set to logic [0].
- 34. The PWM ratio is measured at V_{HS} = 50% of V_{PWR} and for the default SR value. It is possible to put the device fully-on (PWM duty-cycle 100%) and fully-off (duty-cycle 0%). For values outside this range, a calibration is needed between the PWM duty-cycle programming and the PWM on the output with R_L = 5.0 Ω resistive load.
- 35. Typical value guaranteed per design.
- 36. Value guaranteed per statistical analysis.

Characteristics noted under conditions 6.0 V \leq V_{PWR} \leq 20 V, 3.0 V \leq V_{DD} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-----------------------|-----|-----|-----|------|
| SPI INTERFACE CHARACTERISTICS ⁽³⁷⁾ | l | | | I | |
| Maximum frequency of SPI operation | f _{SPI} | - | _ | 8.0 | MHz |
| Required low state duration for RST ⁽³⁸⁾ | t _{WRST} | 10 | _ | - | μs |
| Rising edge of CS to falling edge of CS (required setup time) (39) | t _{CS} | _ | _ | 1.0 | μs |
| Rising edge of RST to falling edge of CS (required setup time) (39) | t _{ENBL} | - | _ | 5.0 | μs |
| Falling edge of CS to rising edge of SCLK (required setup time) (39) | t _{LEAD} | _ | _ | 500 | ns |
| Required high state duration of SCLK (required setup time) ⁽³⁹⁾ | t _{WSCLKh} | - | _ | 50 | ns |
| Required low state duration of SCLK (required setup time)(39) | t _{wsclki} | _ | _ | 50 | ns |
| Falling edge of SCLK to rising edge of CS (required setup time) (39) | t _{LAG} | - | _ | 60 | ns |
| SI to falling edge of SCLK (required setup time) ⁽⁴⁰⁾ | t _{SI(SU)} | - | _ | 37 | ns |
| Falling edge of SCLK to SI (required setup time) ⁽⁴⁰⁾ | t _{SI(HOLD)} | _ | _ | 49 | ns |
| SO rise time • C _L = 80 pF | t _{RSO} | _ | _ | 13 | ns |
| SO fall time • C _L = 80 pF | t _{FSO} | _ | _ | 13 | ns |
| SI, CS, SCLK, incoming signal rise time ⁽⁴⁰⁾ | t _{RSI} | - | _ | 13 | ns |
| SI, CS , SCLK, incoming signal fall time ⁽⁴⁰⁾ | t _{FSI} | _ | _ | 13 | ns |
| Time from rising edge of SCLK to SO low-impedance ⁽⁴¹⁾ | t _{SO(EN)} | _ | _ | 60 | ns |
| Time from rising edge of SCLK to SO high-impedance ⁽⁴²⁾ | t _{SO(DIS)} | _ | _ | 60 | ns |

- 37. Parameters guaranteed by design.
- 38. RST low duration measured with outputs enabled and going to OFF or disabled condition.
- 39. Maximum setup time required for the 10XS3412 is the minimum guaranteed time needed from the microcontroller.
- 40. Rise and Fall time of incoming SI, $\overline{\text{CS}}$, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
- 41. Time required for output status data to be available for use at SO. 1.0 k Ω on pull-up on $\overline{\text{CS}}$.
- 42. Time required for output status data to be terminated at SO. 1.0 k Ω on pull-up on $\overline{\text{CS}}$.

5.4 Timing diagrams




Figure 4. Output slew rate and time delays




Figure 5. Overcurrent shutdown protection




Figure 6. Bulb cooling management




Figure 7. Input timing switching characteristics




Figure 8. SCLK waveform and valid SO data delay time

6 Functional description

6.1 Introduction

The 10XS3412 is one in a family of devices designed for low-voltage automotive lighting applications. Its four low $R_{DS(on)}$ MOSFETs (dual 10 m Ω , dual 12 m Ω) can control four separate 55 W / 28 W bulbs and/or Xenon modules.

Programming, control and diagnostics are accomplished using a 16-bit SPI interface. Its output with selectable slew-rate improves electromagnetic compatibility (EMC) behavior. Additionally, each output has its own parallel input or SPI control for pulse-width modulation (PWM) control if desired. The 10XS3412 allows the user to program via the SPI the fault current trip levels and duration of acceptable lamp inrush. The device has Fail-safe mode to provide functionality of the outputs in case of MCU damage.

6.2 Functional pin description

6.2.1 Output current monitoring (CSNS)

The Current Sense pin provides a current proportional to the designated HS0:HS3 output or a voltage proportional to the temperature on the GND flag. That current is fed into a ground-referenced resistor (4.7 k Ω typical) and its voltage is monitored by an MCU's A/D. The output type is selected via the SPI. This pin can be tri-stated through the SPI.

6.2.2 Direct inputs (IN0, IN1, IN2, IN3)

Each IN input wakes the device. The IN0:IN3 high-side input pins are also used to directly control HS0:HS3 high-side output pins. In case of the outputs are controlled by PWM module, the external PWM clock is applied to IN0 pin. These pins are to be driven with CMOS levels, and they have a passive internal pull-down, R_{DWN}.

6.2.3 Fault status (FS)

This pin is an open drain configured output requiring an external pull-up resistor to V_{DD} for fault reporting. If a device fault condition is detected, this pin is active LOW. Specific device diagnostics and faults are reported via the SPI SO pin.

6.2.4 Wake

The wake input wakes the device. An internal clamp protects this pin from high damaging voltages with a series resistor (10 k Ω typ). This input has a passive internal pull-down, R_{DWN} .

6.2.5 Reset (RST)

The reset input wakes the device. This is used to initialize the device configuration and fault registers, as well as place the device in a low-current Sleep mode. The pin also starts the watchdog timer when transitioning from logic [0] to logic [1]. This pin has a passive internal pull-down, R_{DWN}.

6.2.6 Chip select (CS)

The $\overline{\text{CS}}$ pin enables communication with the master microcontroller (MCU). When this pin is in a logic [0] state, the device is capable of transferring information to, and receiving information from, the MCU. The 10XS3412 latches in data from the Input Shift registers to the addressed registers on the rising edge of $\overline{\text{CS}}$. The device transfers status information from the power output to the Shift register on the falling edge of $\overline{\text{CS}}$. The SO output driver is enabled when $\overline{\text{CS}}$ is logic [0]. $\overline{\text{CS}}$ should transition from a logic [1] to a logic [0] state only when SCLK is a logic [0]. $\overline{\text{CS}}$ has an active internal pull-up from V_{DD}, I_{UP}.

6.2.7 Serial clock (SCLK)

The SCLK pin clocks the internal shift registers of the 10XS3412 device. The serial input (SI) pin accepts data into the input shift register on the falling edge of the SCLK signal while the serial output (SO) pin shifts data information out of the SO line driver on the rising edge of the SCLK signal. It is important the SCLK pin be in a logic low state whenever $\overline{\text{CS}}$ makes any transition. For this reason, it is recommended the SCLK pin be in a logic [0] whenever the device is not accessed ($\overline{\text{CS}}$ logic [1] state). SCLK has an active internal pull-down. When $\overline{\text{CS}}$ is logic [1], signals at the SCLK and SI pins are ignored and SO is tri-stated (high-impedance) (see Figure 10, page $\overline{\text{27}}$). SCLK input has an active internal pull-down, I_{DWN} .

6.2.8 Serial input (SI)

This is a serial interface (SI) command data input pin. Each SI bit is read on the falling edge of SCLK. A 16-bit stream of serial data is required on the SI pin, starting with D15 (MSB) to D0 (LSB). The internal registers of the 10XS3412 are configured and controlled using a 5-bit addressing scheme described in Table 11. Register addressing and configuration are described in Table 12. The SI input has an active internal pull-down, I_{DWN}.

6.2.9 Digital drain voltage (VDD)

This pin is an external voltage input pin used to supply power to the SPI circuit. In the event V_{DD} is lost (V_{DD} Failure), the device goes to Fail-safe mode.

6.2.10 Ground (GND)

These pins are the ground for the device.

6.2.11 Positive power supply (VPWR)

This pin connects to the positive power supply and is the source of operational power for the device. The VPWR contact is the backside surface mount tab of the package.

6.2.12 Serial output (SO)

The SO data pin is a tri-stateable output from the shift register. The SO pin remains in a high-impedance state until the \overline{CS} pin is put into a logic [0] state. The SO data is capable of reporting the status of the output, the device configuration, the state of the key inputs, etc. The SO pin changes state on the rising edge of SCLK and reads out on the falling edge of SCLK. SO reporting descriptions are provided in Table 24.

6.2.13 High-side outputs (HS3, HS1, HS0, HS2)

Protected 10 m Ω and 12 m Ω high-side power outputs to the load.

6.2.14 Fail-safe input (FSI)

This pin incorporates an active internal pull-up current source from internal supply (V_{REG}). This enables the watchdog timeout feature. When the FSI pin is opened, the watchdog circuit is enabled. After a Watchdog timeout occurs, the output states depends on IN[0:3]. When the FSI pin is connected to GND, the watchdog circuit is disabled. The output states depends on IN[0:3] in case of V_{DD} Failure condition, in case V_{DD} failure detection is activated (VDD_FAIL_en bit sets to logic [1]).

10XS3412

NXP Semiconductors 25