Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Quad high-side switch (dual 10 mOhm, dual 35 mOhm)

10XS3435

HIGH-SIDE SWITCH



FK SUFFIX
98ARL10596D
24-PIN PQFN

The 10XS3435 is one in a family of devices designed for low voltage automotive lighting applications. Its four low $R_{DS(on)}$ MOSFETs (dual 10 mOhm/dual 35 mOhm) can control four separate 55/28 W bulbs, and/or Xenon modules, and/or LEDs.

Programming, control and diagnostics are accomplished using a 16-bit SPI interface. Its output with selectable slew rate improves electromagnetic compatibility (EMC) behavior. Additionally, each output has its own parallel input or SPI control for pulse-width modulation (PWM) control. The 10XS3435 allows the user to program via the SPI the fault current trip levels and duration of acceptable lamp inrush. The device has Fail-safe mode to provide functionality of the outputs in case of MCU damage. This device is powered using SMARTMOS technology.

Features

- Four protected 10 mOhm and 35 mOhm high-side switches (at 25 °C)
- Operating voltage range of 6.0 to 20 V with sleep current < 5.0 µA, extended mode from 4.0 to 28 V
- 8.0 MHz 16-bit 3.3 V and 5.0 V SPI control and status reporting with daisy chain capability
- PWM module using external clock or calibratable internal oscillator with programmable outputs delay management
- Smart overcurrent shutdown, severe short-circuit, overtemperature protections with time limited autoretry, and Fail-safe mode in case of MCU damage
- Output OFF or ON openload detection compliant to bulbs or LEDs and short to battery detection
- Analog current feedback with selectable ratio and board temperature feedback

Applications

- Low-voltage automotive lighting
  - Xenon bulbs
  - Halogen bulbs
  - Light-emitting diodes (LEDs)
  - High beam
  - Low beam
  - Flashers
- Low-voltage industrial lighting



Figure 1. 10XS3435 simplified application diagram

Table of Contents

1 Orderable parts . . . 3
2 Device variations . . . 3
3 Internal block diagram . . . 4
4 Pin connections . . . 5
5 Electrical characteristics . . . 7
5.1 Maximum ratings . . . 7
5.2 Static electrical characteristics . . . 9
5.3 Dynamic electrical characteristics . . . 15
5.4 Timing diagrams . . . 22
6 Functional description . . . 25
6.1 Introduction . . . 25
6.2 Functional pin description . . . 25
6.3 Functional internal block description . . . 27
7 Functional device operation . . . 28
7.1 SPI protocol description . . . 28
7.2 Operational modes . . . 28
7.3 Protection and diagnostic features . . . 33
7.4 Logic commands and registers . . . 37
8 Typical applications . . . 47
9 Packaging . . . 48
9.1 Soldering information . . . 48
9.2 Package dimensions . . . 48
10 Additional documentation . . . 52
10.1 Thermal addendum (Rev 2.0) . . . 52
11 Revision history . . . 57

1 Orderable parts

Table 1. Orderable part variations

Part number(1)	Temperature	Package
MC10XS3435BHFK	-40 to 125 °C	24-pin PQFN
MC10XS3435DHFK		

Notes

1. To order parts in tape and reel, add the R2 suffix to the part number.

2 Device variations

Table 2. Device variations

Characteristic	Symbol	Min	Typ	Max	Unit
Wake input clamp voltage, $I_{CL(WAKE)}$ < 2.5 mA • 10XS3435B • 10XS3435D	$V_{CL(WAKE)}$	 18 20	 25 27	 32 35	V
Fault detection blanking time • 10XS3435B • 10XS3435D	t_{FAULT}	 - -	 5.0 5.0	 20 10	µs
Output shutdown delay time • 10XS3435B • 10XS3435D	t_{DETECT}	 - -	 7.0 7.0	 30 20	µs
Peak Package Reflow Temperature During Reflow(2), (3)	T_{PPRT}	Note 3			°C

Notes

2. Pin soldering temperature limit is for 40 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
3. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.

3 Internal block diagram



Figure 2. 10XS3435 simplified internal block diagram

4 Pin connections

Transparent Top View of Package



Figure 3. 10XS3435 pin connections

Table 3. 10XS3435 pin definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 25.

Pin number	Pin name	Pin function	Formal name	Definition
1	CSNS	Output	Output current monitoring	This pin reports an analog value proportional to the designated HS[0:3] output current or the temperature of the GND flag (pin 14). It is used externally to generate a ground-referenced voltage for the microcontroller (MCU). Current recopy and temperature feedback is SPI programmable.
2 3 5 6	IN0 IN1 IN2 IN3	Input	Direct inputs	Each direct input controls the device mode. The IN[0:3] high-side input pins are used to directly control HS0:HS3 high-side output pins. The PWM frequency can be generated from IN0 pin to PWM module in case of external clock is set.
7	$\overline{FS}$	Output	Fault status (active low)	This pin is an open drain configured output requiring an external pull-up resistor to V_{DD} for fault reporting.
8	WAKE	Input	Wake	This input pin controls the device mode.
9	$\overline{RST}$	Input	Reset	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low-current sleep mode.
10	$\overline{CS}$	Input	Chip select (active low)	This input pin is connected to a chip select output of a master microcontroller (MCU).
11	SCLK	Input	Serial clock	This input pin is connected to the MCU providing the required bit shift clock for SPI communication.
12	SI	Input	Serial input	This pin is a command data input pin connected to the SPI Serial Data Output of the MCU or to the SO pin of the previous device of a daisy-chain of devices.
13	VDD	Power	Digital drain voltage	This pin is an external voltage input pin used to supply power interfaces to the SPI bus.
14, 17, 23	GND	Ground	Ground	These pins, internally shorted, are the ground for the logic and analog circuitry of the device. These ground pins must be also shorted in the board.

Table 3. 10XS3435 pin definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on page 25.

Pin number	Pin name	Pin function	Formal name	Definition
15	VPWR	Power	Positive power supply	This pin connects to the positive power supply and is the source of operational power for the device.
16	SO	Output	Serial output	This output pin is connected to the SPI Serial Data Input pin of the MCU or to the SI pin of the next device of a daisy-chain of devices.
18 19 21 22	HS3 HS1 HS0 HS2	Output	High-side outputs	Protected 10 mOhm (HS0 and HS1) 35 mOhm (HS2 and HS3) high-side power output pins to the load.
4, 20	NC	N/A	No connect	These pins may not be connected.
24	FSI	Input	Fail-safe input	This input enables the watchdog timeout feature.

5 Electrical characteristics

5.1 Maximum ratings

Table 4. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
ELECTRICAL RATINGS			
V_{PWR} supply voltage range • Load dump at 25 °C (400 ms) • Maximum operating voltage • Reverse battery	$V_{PWR(SS)}$	41 28 -18	V
V_{DD} supply voltage range	V_{DD}	-0.3 to 5.5	V
Input/output voltage	(7)	-0.3 to V_{DD}+0.3	V
WAKE input clamp current	$I_{CL(WAKE)}$	2.5	mA
CSNS input clamp current	$I_{CL(CSNS)}$	2.5	mA
HS [0:3] voltage • Positive • Negative	$V_{HS[0:3]}$	41 -24	V
Output current(4)	$I_{HS[0:3]}$	6.0	A
HS[0,1] output clamp energy using single pulse method(5)	$E_{CL[0:1]}$	100	mJ
HS[2,3] output clamp energy using single pulse method(5)	$E_{CL[2:3]}$	35	mJ
ESD voltage(6) • Human Body Model (HBM) for HS[0:3], VPWR and GND • Human Body Model (HBM) for other pins • Charge Device Model (CDM) Corner pins (1, 13, 19, 21) All other pins (2-12, 14-18, 20, 22-24)	 V_{ESD1} V_{ESD2} V_{ESD3} V_{ESD4}	 ±8000 ±2000 ±750 ±500	V
THERMAL RATINGS			
Operating temperature • Ambient • Junction	 T_A T_J	 -40 to 125 -40 to 150	°C
Storage temperature	T_{STG}	-55 to 150	°C

Notes

4. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.
5. Active clamp energy using single-pulse method (L = 2.0 mH, R_L = 0 Ohm, V_{PWR} = 14 V, T_J = 150 °C initial).
6. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ohm), the Machine Model (MM) (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ohm), and the Charge Device Model (CDM), Robotic (C_{ZAP} = 4.0 pF).
7. Input/Output pins are: IN[0:3], $\overline{RST}$, FSI, CSNS, SI, SCLK, $\overline{CS}$, SO, $\overline{FS}$

Table 4. Maximum ratings *(continued)*

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
THERMAL RESISTANCE			
Thermal resistance[8] • Junction to Case • Junction to Ambient	 $R_{\theta JC}$ $R_{\theta JA}$	 <1.0 30	°C/W
Peak Package Reflow Temperature During Reflow[9], [10]	T_{PPRT}	Note 10	°C

Notes

8. Device mounted on a 2s2p test board per JEDEC JESD51-2. 15 °C/W of $R_{\theta JA}$ can be reached in a real application case (4 layers board).
9. Pin soldering temperature limit is for 40 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
10. NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.

5.2 Static electrical characteristics

Table 5. Static electrical characteristics

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER INPUTS					
Battery supply voltage range • Fully operational • Extended mode[11]	V_{PWR}	 6.0 4.0	 – –	 20 28	V
Battery clamp voltage[12]	$V_{PWR(CLAMP)}$	41	47	53	V
V_{PWR} operating supply current • Outputs commanded ON, HS[0:3] open, IN[0:3] > V_{IH}	$I_{PWR(ON)}$	–	6.5	20	mA
V_{PWR} supply current • Outputs commanded OFF, OFF openload detection disabled, HS[0:3] shorted to the ground with V_{DD} = 5.5 V WAKE > V_{IH} or $\overline{RST}$ > V_{IH} and IN[0:3] < V_{IL}	$I_{PWR(SBY)}$	–	6.5	7.5	mA
Sleep state supply current V_{PWR} = 12V, $\overline{RST}$ = WAKE = IN[0:3] < V_{IL}, HS[0:3] shorted to the ground • T_A = 25°C • T_A = 85°C	$I_{PWR(SLEEP)}$	 – –	 1.0 –	 5.0 30	µA
V_{DD} supply voltage	$V_{DD(ON)}$	3.0	–	5.5	V
V_{DD} supply current at V_{DD} = 5.5 V • No SPI communication • 8.0 MHz SPI communication[13]	$I_{DD(ON)}$	 – –	 1.6 5.0	 2.2 –	mA
V_{DD} sleep state current at V_{DD} = 5.5 V	$I_{DD(SLEEP)}$	–	–	5.0	µA
Overvoltage shutdown threshold	$V_{PWR(OV)}$	28	32	36	V
Overvoltage shutdown hysteresis	$V_{PWR(OVHYS)}$	0.2	0.8	1.5	V
Undervoltage shutdown threshold[14]	$V_{PWR(UV)}$	3.3	3.9	4.3	V
V_{PWR} and V_{DD} power-on reset threshold	$V_{SUPPLY(POR)}$	0.5	–	0.9	$V_{PWR(UV)}$
Recovery undervoltage threshold	$V_{PWR(UV)\_UP}$	3.4	4.1	4.5	V
V_{DD} supply failure threshold (for V_{PWR} > $V_{PWR(UV)}$)	$V_{DD(FAIL)}$	2.2	2.5	2.8	V

Notes

11. In extended mode, the functionality is guaranteed but not the electrical parameters. From 4.0 V to 6.0 V voltage range, the device is only protected with the thermal shutdown detection.
12. Measured with the outputs open.
13. Typical value guaranteed per design.
14. Output will automatically recover with time limited autoretry to instructed state when V_{PWR} voltage is restored to normal as long as the V_{PWR} degradation level did not go below the undervoltage power-on reset threshold. This applies to all internal device logic that is supplied by V_{PWR} and assumes that the external V_{DD} supply is within specification.

Table 5. Static electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
OUTPUTS HS0 TO HS3					
HS[0,1] output Drain-to-Source ON resistance (I_{HS} = 5.0 A, T_A = 25 °C) • V_{PWR} = 4.5 V • V_{PWR} = 6.0 V • V_{PWR} = 10 V • V_{PWR} = 13 V	$R_{DS\_01(ON)}$	 – – – –	 – – – –	 36 16 10 10	mOhm
HS[0,1] output Drain-to-Source ON resistance (I_{HS} = 5.0 A, T_A = 150 °C) • V_{PWR} = 4.5 V • V_{PWR} = 6.0 V • V_{PWR} = 10 V • V_{PWR} = 13 V	$R_{DS\_01(ON)}$	 – – – –	 – – – –	 62 27 17 17	mOhm
HS[0,1] output Source-to-Drain ON resistance (I_{HS} = -5.0 A, V_{PWR} = -18)[15] • T_A = 25 °C • T_A = 150 °C	$R_{SD\_01(ON)}$	 – –	 – –	 15 20	mOhm
HS[2,3] output Drain-to-Source ON resistance (I_{HS} = 5.0 A, T_A = 25 °C) • V_{PWR} = 4.5 V • V_{PWR} = 6.0 V • V_{PWR} = 10 V • V_{PWR} = 1.0 V	$R_{DS\_23(ON)}$	 – – – –	 – – – –	 126 56 35 35	mOhm
HS[2,3] output Drain-to-Source ON resistance (I_{HS} = 5.0 A, T_A = 150 °C) • V_{PWR} = 4.5 V • V_{PWR} = 6.0 V • V_{PWR} = 10 V • V_{PWR} = 13 V	$R_{DS\_23(ON)}$	 – – – –	 – – – –	 217 94.5 59.5 59.5	mOhm
HS[2,3] output Source-to-Drain ON resistance (I_{HS} = -5.0 A, V_{PWR} = -18) [15] • T_A = 25°C • T_A = 150°C	$R_{SD\_23(ON)}$	 – –	 – –	 52.5 70	mOhm
HS[0,1] maximum severe short-circuit impedance detection[16]	R_{SHORT_01}	28	64	100	mOhm
HS[2,3] maximum severe short-circuit impedance detection[16]	R_{SHORT_23}	70	160	200	mOhm

Notes

15. Source-Drain ON resistance (reverse Drain-to-Source ON resistance) with negative polarity V_{PWR}.
16. Short-circuit impedance calculated from HS[0:3] to GND pins. Value guaranteed per design.

Table 5. Static electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
OUTPUTS HS0 TO HS3 (CONTINUED)					
HS[0,1] output overcurrent detection levels (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V)					A
28 W bit = 0	OCHI1_0	78	94.0	110	
	OCHI2_0	50	60.0	70	
	OC1_0	44.1	52.5	60.9	
	OC2_0	37.8	45.0	52.2	
	OC3_0	31.5	37.5	43.5	
	OC4_0	25.2	30.0	34.8	
	OCLO4_0	18.9	22.5	26.1	
	OCLO3_0	12.6	15.0	17.4	
	OCLO2_0	10.0	12.0	14.0	
	OCLO1_0	6.4	8.0	9.6	
28 W bit = 1	OCHI1_1	39	47.0	55	
	OCHI2_1	25	30.0	35	
	OC1_1	22.0	26.2	30.5	
	OC2_1	18.9	22.5	26.1	
	OC3_1	15.7	18.7	21.8	
	OC4_1	12.6	15.0	17.4	
	OCLO4_1	4.5	6.0	7.5	
	OCLO3_1	4.5	6.0	7.5	
	OCLO2_1	4.5	6.0	7.5	
	OCLO1_1	3.0	4.0	5.0	
HS[0,1] current sense ratio (6.0 V ≤ HS[0:3] ≤ 20 V, CSNS ≤ 5.0 V)[17]					–
• 28 W bit = 0					
CSNS_ratio bit = 0	C_{SR0_0}	–	1/8900	–	
CSNS_ratio bit = 1	C_{SR1_0}	–	1/53000	–	
• 28 W bit = 1					
CSNS_ratio bit = 0	C_{SR0_1}	–	1/4450	–	
CSNS_ratio bit = 1	C_{SR1_1}	–	1/26500	–	
HS[0,1] current sense ratio (C_{SR0}) accuracy (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V) with 28W bit = 0	$C_{SR0\_0\_ACC}$				%
• Output current					
12.5 A		-12	–	12	
5.0 A		-13	–	13	
3.0 A		-16	–	16	
1.5 A		-20	–	20	

Notes

17. Current sense ratio = $I_{CSNS}/I_{HS[0:3]}$

Table 5. Static electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
OUTPUTS HS0 TO HS3 (CONTINUED)					
HS[0,1] current sense ratio (C_{SR0}) accuracy (6.0 V ≤ V_{HS} ≤ 20 V) with 28 W bit = 1 • Output current 3.0 A 1.5 A	$C_{SR0\_1\_ACC}$	 -16 -20	 – –	 16 20	%
HS[0,1] current recopy accuracy with one calibration point (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V)[18] • Output current 5.0 A	$C_{SR0\_0\_ACC(CAL)}$	-5.0	–	5.0	%
HS[0,1] C_{SR0} current recopy temperature drift (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V) with 28 W bit = 0[19] • Output current 5.0 A	$\Delta(C_{SR0\_0})/\Delta(T)$			 0.04	%/°C
HS[0,1] current sense ratio (C_{SR1}) accuracy (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V) with 28 W bit = 0 • Output current 12.5 A 75 A	$C_{SR1\_0\_ACC}$	 -17 -12	 – –	 +17 +12	%
Current sense clamp voltage • CSNS Open; $I_{HS[0:3]}$ = 5.0 A with C_{SR0} ratio	$V_{CL(CSNS)}$	V_{DD}+0.25	–	V_{DD}+1.0	V
OFF openload detection source current[20]	$I_{OLD(OFF)}$	30	–	100	µA
OFF openload fault detection voltage threshold	$V_{OLD(THRES)}$	2.0	3.0	4.0	V
ON openload fault detection current threshold	$I_{OLD(ON)}$	100	300	600	mA
ON openload fault detection current threshold with LED $V_{HS[0:3]}$ = V_{PWR} - 0.75 V	$I_{OLD(ON\_LED)}$	2.5	5.0	10	mA
Output short to V_{PWR} detection voltage threshold Output programmed OFF	$V_{OSD(THRES)}$	V_{PWR}-1.2	V_{PWR}-0.8	V_{PWR}-0.4	V
Output negative clamp voltage • 0.5 A ≤ $I_{HS[0:3]}$ ≤ 5.0 A, output programmed OFF	V_{CL}	-22	–	-16	V
Output overtemperature shutdown for 4.5 V < VPWR < 28 V	T_{SD}	155	175	195	°C

Notes

18. Based on statistical analysis. It is not production tested.
19. Based on statistical data: delta(C_{SR0})/delta(T) = {(measured I_{CSNS} at T_1 - measured I_{CSNS} at T_2)/measured I_{CSNS} at room}/{T_1-T_2}. No production tested.
20. Output OFF openload detection current is the current required to flow through the load for the purpose of detecting the existence of an openload condition when the specific output is commanded OFF. Pull-up current is measured for V_{HS} = $V_{OLD(THRES)}$.

Table 5. Static electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
OUTPUTS HS0 TO HS3 (CONTINUED)					
HS[2,3] output overcurrent detection levels (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V)	OCHI1_1 OCHI2_1 OC1_1 OC2_1 OC3_1 OC4_1 OCLO4_1 OCLO3_1 OCLO2_1 OCLO1_1	39.5 25.2 22.0 18.9 15.7 12.6 9.4 6.3 5.0 3.2	47.0 30.0 26.2 22.5 18.7 15.0 11.2 7.5 6.0 4.0	54.5 34.8 30.5 26.1 21.7 17.4 13.0 8.7 7.0 4.8	A
HS[2,3] current sense ratio (6.0 V ≤ $_{HS[0:3]}$ ≤ 20 V, CSNS ≤ 5.0 V)[21] • CSNS_ratio bit = 0 • CSNS_ratio bit = 1	 C_{SR0_1} C_{SR1_1}	 – –	 1/4350 1/25500	 – –	–
HS[2,3] current sense ratio (C_{SR0}) accuracy (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V) • Output current 6.25 A 2.5 A 1.5 A 0.75 A	$C_{SR0\_0\_ACC}$	 -12 -13 -16 -20	 – – – –	 12 13 16 20	%
HS[2,3] current recopy accuracy with one calibration point (6.0 V ≤ $V_{HS[0:3]}$ ≤ 20 V)[22] • Output current 2.5 A	$C_{SR0\_0\_ACC(CAL)}$	-5.0	–	5.0	%

Notes

21. Current sense ratio = $I_{CSNS}/I_{HS[0:3]}$
22. Based on statistical analysis. It is not production tested.

Table 5. Static electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
CONTROL INTERFACE					
Input logic high voltage[23]	V_{IH}	2.0	–	V_{DD}+0.3	V
Input logic low voltage[23]	V_{IL}	-0.3	–	0.8	V
Input logic pull-down current (SCLK, SI)[26]	I_{DWN}	5.0	–	20	µA
Input logic pull-up current ($\overline{CS}$) [27]	I_{UP}	5.0	–	20	µA
SO, $\overline{FS}$ tri-state capacitance[24]	C_{SO}	–	–	20	pF
Input logic pull-down resistor ($\overline{RST}$, WAKE and IN[0:3])	R_{DWN}	125	250	500	kOhm
Input capacitance[24]	C_{IN}	–	4.0	12	pF
Wake input clamp voltage[25], $I_{CL(WAKE)}$ < 2.5 mA • 10XS3435B • 10XS3435D	$V_{CL(WAKE)}$	 18 20	 25 27	 32 35	V
Wake input forward voltage • $I_{CL(WAKE)}$ = -2.5 mA	$V_{F(WAKE)}$	-2.0	–	-0.3	V
SO high-state output voltage • I_{OH} = 1.0 mA	V_{SOH}	V_{DD}-0.4	–	–	V
SO and $\overline{FS}$ low-state output voltage • I_{OL} = -1.0 mA	V_{SOL}	–	–	0.4	V
SO, CSNS and $\overline{FS}$ Tri-state leakage current • $\overline{CS}$ = V_{IH} and 0 V ≤ V_{SO} ≤ V_{DD}, or $\overline{FS}$ = 5.5 V, or CSNS = 0.0 V	$I_{SO(LEAK)}$	-2.0	0	2.0	µA
FSI external pull-down resistance[28] • Watchdog disabled • Watchdog enabled	RFS	 10	0 Infinite	1.0 –	kOhm

Notes

23. Upper and lower logic threshold voltage range applies to SI, $\overline{CS}$, SCLK, $\overline{RST}$, IN[0:3] and WAKE input signals. The WAKE and $\overline{RST}$ signals may be supplied by a derived voltage referenced to V_{PWR}.
24. Input capacitance of SI, $\overline{CS}$, SCLK, $\overline{RST}$, IN[0:3] and WAKE. This parameter is guaranteed by process monitoring but is not production tested.
25. The current must be limited by a series resistance when using voltages > 7.0 V.
26. Pull-down current is with V_{SI} ≥ 1.0 V and V_{SCLK} ≥ 1.0 V.
27. Pull-up current is with $V_{\overline{CS}}$ ≤ 2.0 V. $\overline{CS}$ has an active internal pull-up to V_{DD}.
28. In Fail-Safe HS[0:3] depends respectively on ON[0:3]. FSI has an active internal pull-up to V_{REG} ~ 3.0 V.

5.3 Dynamic electrical characteristics

Table 6. Dynamic electrical characteristics

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3					
Output rising medium slew rate (medium speed slew rate/SR[1:0] = 00)[29] • V_{PWR} = 14 V	SR_{R_00}	0.15	0.3	0.6	V/µs
Output rising slow slew rate (low speed slew rate/SR[1:0] = 01)[29] • V_{PWR} = 14 V	SR_{R_01}	0.07	0.15	0.3	V/µs
Output falling fast slew rate (high speed slew rate/SR[1:0] = 10)[29] • V_{PWR} = 14 V	SR_{R_10}	0.3	0.6	1.2	V/µs
Output falling medium slew rate (medium speed slew rate/SR[1:0] = 00)[29] • V_{PWR} = 14 V	SR_{F_00}	0.15	0.3	0.6	V/µs
Output falling slow slew rate (low speed slew rate/SR[1:0] = 01)[29] • V_{PWR} = 14 V	SR_{F_01}	0.07	0.15	0.3	V/µs
Output rising fast slew rate (high speed slew rate/SR[1:0] = 10)[29] • V_{PWR} = 14 V	SR_{F_10}	0.3	0.6	1.2	V/µs
HS[2:3] outputs turn-on and off delay time[30][31] • V_{PWR} = 14 V for medium speed slew rate (SR[1:0] = 00)	t_{DLY_23}	35	60	85	µs
HS[0:1] outputs turn-on and off delay time[30][31] • V_{PWR} = 14 V for medium speed slew rate (SR[1:0] = 00)	t_{DLY_12}	45	70	95	µs
Driver output matching Slew rate (SR_R /SR_F) V_{PWR} = 14 V @ 25°C and for medium speed slew rate (SR[1:0] = 00)	ΔSR	0.8	1.0	1.2	
HS[0:1] driver output matching time ($t_{DLY(ON)}$ - $t_{DLY(OFF)}$) V_{PWR} = 14 V, f_{PWM} = 240 Hz, PWM duty cycle = 50%, @ 25°C for medium speed slew rate (SR[1:0] = 00)	Δt_{RF_01}	-25	0	25	µs
HS[2:3] driver output matching time ($t_{DLY(ON)}$ - $t_{DLY(OFF)}$) V_{PWR} = 14 V, f_{PWM} = 240 Hz, PWM duty cycle = 50%, @ 25°C for medium speed slew rate (SR[1:0] = 00)	Δt_{RF_23}	-20	5	30	µs

Notes

29. Rise and fall slew rates measured across a 5.0 Ohm resistive load at high-side output = 30% to 70% (see Figure 4, page 22).
30. Turn-on delay time measured from rising edge of any signal (IN[0:3] and $\overline{CS}$) that would turn the output ON to $V_{HS[0:3]}$ = V_{PWR}/2 with R_L = 5.0 Ohm resistive load.
31. Turn-off delay time measured from falling edge of any signal (IN[0:3] and $\overline{CS}$) that would turn the output OFF to $V_{HS[0:3]}$ = V_{PWR}/2 with R_L = 5.0 Ohm resistive load.

Table 6. Dynamic electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3 (continued)					
Fault detection blanking time[32] • 10XS3435B • 10XS3435D	t_{FAULT}	- -	5.0 5.0	20 10	µs
Output shutdown delay time[33] • 10XS3435B • 10XS3435D	t_{DETECT}	- -	7.0 7.0	30 20	µs
CSNS valid time[34]	t_{CNSVAL}	-	70	100	µs
Watchdog time-out[35]	t_{WDTO}	217	310	400	ms
ON openload fault cyclic detection period with LED • Internal clock (PWM_en bit = 1 & CLOCK_Set = 1) • External clock (PWM_en bit = 1 & CLOCK_Set = 0)	T_{OLLED}	6.4 -	8.3 PWM period	12 -	ms

Notes

32. Time necessary to report the fault to $\overline{FS}$ pin.
33. Time necessary to switch-off the output in case of OT or OC or SC or UV fault detection (from negative edge of $\overline{FS}$ pin to HS voltage = 50% of V_{PWR}
34. Time necessary for CSNS to be within ±5% of the targeted value (from HS voltage = 50% of V_{PWR} to ±5% of the targeted CSNS value).
35. For FSI open, the Watchdog timeout delay measured from the rising edge of RST, to HS[0,2] output state depend on the corresponding input command.

Table 6. Dynamic electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3 (continued)					
HS[0,1] output overcurrent time step for 28 W bit = 0					ms
OC[1:0] = 00 (slow by default)	t_{OC1_00}	4.40	6.30	8.02	
	t_{OC2_00}	1.62	2.32	3.00	
	t_{OC3_00}	2.10	3.00	3.90	
	t_{OC4_00}	2.88	4.12	5.36	
	t_{OC5_00}	4.58	6.56	8.54	
	t_{OC6_00}	10.16	14.52	18.88	
	t_{OC7_00}	73.2	104.6	134.0	
OC[1:0] = 01 (fast)	t_{OC1_01}	1.10	1.57	2.00	
	t_{OC2_01}	0.40	0.58	0.75	
	t_{OC3_01}	0.52	0.75	0.98	
	t_{OC4_01}	0.72	1.03	1.34	
	t_{OC5_01}	1.14	1.64	2.13	
	t_{OC6_01}	2.54	3.63	4.72	
	t_{OC7_01}	18.2	26.1	34.0	
OC[1:0] = 10 (medium)	t_{OC1_10}	2.20	3.15	4.01	
	t_{OC2_10}	0.81	1.16	1.50	
	t_{OC3_10}	1.05	1.50	1.95	
	t_{OC4_10}	1.44	2.06	2.68	
	t_{OC5_10}	2.29	3.28	4.27	
	t_{OC6_10}	5.08	7.26	9.44	
	t_{OC7_10}	36.6	52.3	68.0	
OC[1:0] = 11 (very slow)	t_{OC1_11}	8.8	12.6	16.4	
	t_{OC2_11}	3.2	4.6	21.4	
	t_{OC3_11}	4.2	6.0	7.8	
	t_{OC4_11}	5.7	8.2	10.7	
	t_{OC5_11}	9.1	13.1	17.0	
	t_{OC6_11}	20.3	29.0	37.7	
	t_{OC7_11}	146.4	209.2	272.0	

Table 6. Dynamic electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3 (continued)					
HS[0,1] output overcurrent time step for 28 W bit = 1					ms
HS[2,3] output overcurrent time step					
OC[1:0] = 00 (slow by default)	t_{OC1_00}	3.4	4.9	6.4	
	t_{OC2_00}	1.1	1.6	2.1	
	t_{OC3_00}	1.4	2.1	2.8	
	t_{OC4_00}	2.0	2.9	3.8	
	t_{OC5_00}	3.4	4.9	6.4	
	t_{OC6_00}	8.5	12.2	15.9	
	t_{OC7_00}	62.4	89.2	116.0	
OC[1:0] = 01 (fast)	t_{OC1_01}	0.86	1.24	1.61	
	t_{OC2_01}	0.28	0.40	0.52	
	t_{OC3_01}	0.36	0.52	0.68	
	t_{OC4_01}	0.51	0.74	0.96	
	t_{OC5_01}	0.78	1.12	1.46	
	t_{OC6_01}	2.14	3.06	3.98	
	t_{OC7_01}	20.2	22.2	28.9	
OC[1:0] = 10 (medium)	t_{OC1_10}	1.7	2.5	3.3	
	t_{OC2_10}	0.5	0.8	1.0	
	t_{OC3_10}	0.7	1.0	1.3	
	t_{OC4_10}	1.0	1.5	2.0	
	t_{OC5_10}	1.7	2.5	3.3	
	t_{OC6_10}	4.2	6.1	6.0	
	t_{OC7_10}	31.2	44.6	58.0	
OC[1:0] = 11 (very slow)	t_{OC1_11}	6.8	9.8	12.8	
	t_{OC2_11}	2.2	3.2	16.7	
	t_{OC3_11}	2.9	4.2	5.5	
	t_{OC4_11}	4.0	5.8	7.6	
	t_{OC5_11}	6.8	9.8	12.8	
	t_{OC6_11}	17.0	24.4	31.8	
	t_{OC7_11}	124.8	178.4	232.0	

Table 6. Dynamic electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER OUTPUT TIMING HS0 TO HS3 (continued)					
HS[0,1] Bulb Cooling Time Step for 28 W bit = 0					ms
CB[1:0] = 00 or 11 (medium)					
	t_{BC1_00}	242	347	452	
	t_{BC2_00}	126	181	236	
	t_{BC3_00}	140	200	260	
	t_{BC4_00}	158	226	294	
	t_{BC5_00}	181	259	337	
	t_{BC6_00}	211	302	393	
CB[1:0] = 01 (fast)					
	t_{BC1_01}	121	173	226	
	t_{BC2_01}	63	90	118	
	t_{BC3_01}	70	100	130	
	t_{BC4_01}	79	113	147	
	t_{BC5_01}	90	129	169	
	t_{BC6_01}	105	151	197	
CB[1:0] = 10 (slow)					
	t_{BC1_10}	484	694	1904	
	t_{BC2_10}	252	362	472	
	t_{BC3_10}	280	400	520	
	t_{BC4_10}	316	452	588	
	t_{BC5_10}	362	518	674	
	t_{BC6_10}	422	604	786	
HS[0,1] for 28 W bit = 1 or for HS2-HS3					
CB[1:0] = 00 or 11 (medium)					
	t_{BC1_00}	291	417	542	
	t_{BC2_00}	156	224	292	
	t_{BC3_00}	178	255	332	
	t_{BC4_00}	208	298	388	
	t_{BC5_00}	251	359	467	
	t_{BC6_00}	314	449	584	
CB[1:0] = 01 (fast)					
	t_{BC1_01}	146	209	272	
	t_{BC2_01}	78	112	146	
	t_{BC3_01}	88	127	166	
	t_{BC4_01}	101	145	189	
	t_{BC5_01}	126	180	234	
	t_{BC6_01}	226	324	422	
CB[1:0] = 10 (slow)					
	t_{BC1_10}	583	834	1085	
	t_{BC2_10}	312	448	582	
	t_{BC3_10}	357	510	665	
	t_{BC4_10}	417	596	775	
	t_{BC5_10}	501	717	933	
	t_{BC6_10}	628	898	1170	

Table 6. Dynamic electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
PWM MODULE TIMING					
Input PWM clock range on IN0	f_{IN0}	7.68	–	30.72	kHz
Input PWM clock low frequency detection range on IN0[37]	$f_{IN0(LOW)}$	1.0	2.0	4.0	kHz
Input PWM clock high frequency detection range on IN0[37]	$f_{IN0(HIGH)}$	100	–	400	kHz
Output PWM frequency range using external clock on IN0	f_{PWM}	–	–	1.0	Hz
Output PWM frequency accuracy using calibrated oscillator	$A_{FPWM(CAL)}$	-10	–	+10	%
Default output PWM frequency using Internal oscillator	$f_{PWM(0)}$	84	120	156	Hz
$\overline{CS}$ calibration low minimum time detection range	$t_{\overline{CS}(MIN)}$	14	20	26	µs
$\overline{CS}$ calibration low maximum time detection range	$t_{\overline{CS}(MAX)}$	140	200	260	µs
Output PWM duty-cycle range for fpwm = 1.0 kHz for high speed slew rate[37]	R_{PWM_1k}	10		94	%
Output PWM duty-cycle range for fpwm = 400 Hz[37]	R_{PWM_400}	6.0		98	%
Output PWM duty-cycle range for fpwm = 200 Hz[37]	R_{PWM_200}	5.0		98	%
INPUT TIMING					
Direct input toggle time-out	t_{IN}	175	250	325	ms
AUTORETRY TIMING					
Autoretry period	t_{AUTO}	105	150	195	ms
TEMPERATURE ON THE GND FLAG					
Thermal prewarning detection[38]	T_{OTWAR}	110	125	140	°C
Analog temperature feedback at T_A = 25 °C with R_{CSNS} = 2.5 kOhm	T_{FEED}	1.15	1.20	1.25	V
Analog temperature feedback derating with R_{CSNS} = 2.5 kOhm[39]	DT_{FEED}	-3.5	-3.7	-3.9	mV/°C

Notes

36. Clock Fail detector available for PWM_en bit is set to logic [1] and CLOCK_sel is set to logic [0].
37. The PWM ratio is measured at V_{HS} = 50% of V_{PWR} and for the default SR value. It is possible to put the device fully-on (PWM duty-cycle 100%) and fully-off (duty-cycle 0%). For values outside this range, a calibration is needed between the PWM duty-cycle programming and the PWM on the output with R_L = 5.0 Ohm resistive load.
38. Typical value guaranteed per design.
39. Value guaranteed per statistical analysis.

Table 6. Dynamic electrical characteristics (continued)

Characteristics noted under conditions 6.0 V ≤ V_{PWR} ≤ 20 V, 3.0 V ≤ V_{DD} ≤ 5.5 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
SPI INTERFACE CHARACTERISTICS[40]					
Maximum frequency of SPI operation	f_{SPI}	–	–	8.0	MHz
Required low state duration for $\overline{RST}$[41]	$t_{W\overline{RST}}$	10	–	–	µs
Rising edge of $\overline{CS}$ to falling edge of $\overline{CS}$ (required setup time)[42]	$t_{\overline{CS}}$	–	–	1.0	µs
Rising edge of $\overline{RST}$ to Falling Edge of $\overline{CS}$ (required setup time)[42]	t_{ENBL}	–	–	5.0	µs
Falling edge of $\overline{CS}$ to Rising Edge of SCLK (required setup time)[42]	t_{LEAD}	–	–	500	ns
Required high State Duration of SCLK (required setup time)[42]	t_{WSCLKh}	–	–	50	ns
Required low State Duration of SCLK (required setup time)[42]	t_{WSCLKl}	–	–	50	ns
Falling edge of SCLK to rising edge of $\overline{CS}$ (required setup time)[42]	t_{LAG}	–	–	60	ns
SI to falling Edge of SCLK (required setup time)[43]	$t_{SI(SU)}$	–	–	37	ns
Falling edge of SCLK to SI (required setup time)[43]	$t_{SI(HOLD)}$	–	–	49	ns
SO rise time • C_L = 80 pF	t_{RSO}	–	–	13	ns
SO fall time • C_L = 80 pF	t_{FSO}	–	–	13	ns
SI, $\overline{CS}$, SCLK, incoming signal rise time[43]	t_{RSI}	–	–	13	ns
SI, $\overline{CS}$, SCLK, incoming signal fall time[43]	t_{FSI}	–	–	13	ns
Time from falling edge of $\overline{CS}$ to SO low-impedance[44]	$t_{SO(EN)}$	–	–	60	ns
Time from rising edge of $\overline{CS}$ to SO high-impedance[45]	$t_{SO(DIS)}$	–	–	60	ns

Notes

40. Parameters guaranteed by design.
41. $\overline{RST}$ low duration measured with outputs enabled and going to OFF or disabled condition.
42. Maximum setup time required for the 10XS3435 is the minimum guaranteed time needed from the microcontroller.
43. Rise and Fall time of incoming SI, $\overline{CS}$, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
44. Time required for output status data to be available for use at SO. 1.0 kOhm on pull-up on $\overline{CS}$.
45. Time required for output status data to be terminated at SO. 1.0 kOhm on pull-up on $\overline{CS}$.

5.4 Timing diagrams



Figure 4. Output slew rate and time delays



Figure 5. Overcurrent shutdown protection



Figure 6. Bulb cooling management



Figure 7. Input timing switching characteristics



Figure 8. SCLK waveform and valid SO data delay time

6 Functional description

6.1 Introduction

The 10XS3435 is one in a family of devices designed for low-voltage automotive lighting applications. Its four low $R_{DS(on)}$ MOSFETs (dual 10 mOhm, dual 35 mOhm) can control four separate 55 W/28 W bulbs and/or Xenon modules.

Programming, control and diagnostics are accomplished using a 16-bit SPI interface. Its output with selectable slew rate improves electromagnetic compatibility (EMC) behavior. Additionally, each output has its own parallel input or SPI control for pulse-width modulation (PWM) control if desired. The 10XS3435 allows the user to program via the SPI the fault current trip levels and duration of acceptable lamp inrush. The device has Fail-safe mode to provide functionality of the outputs in case of MCU damage.

6.2 Functional pin description

6.2.1 Output current monitoring (CSNS)

The Current Sense pin provides a current proportional to the designated HS0:HS3 output or a voltage proportional to the temperature on the GND flag. That current is fed into a ground-referenced resistor (2.5 kOhm typical) and its voltage is monitored by an MCU's A/D. The output type is selected via the SPI. This pin can be tri-stated through the SPI.

6.2.2 Direct inputs (IN0, IN1, IN2, IN3)

Each IN input wakes the device. The IN0:IN3 high-side input pins are also used to directly control HS0:HS3 high-side output pins. In case of the outputs are controlled by PWM module, the external PWM clock is applied to IN0 pin. These pins are to be driven with CMOS levels, and they have a passive internal pull-down, R_{DWN}.

6.2.3 Fault status ($\overline{FS}$)

This pin is an open drain configured output requiring an external pull-up resistor to V_{DD} for fault reporting. If a device fault condition is detected, this pin is active LOW. Specific device diagnostics and faults are reported via the SPI SO pin.

6.2.4 Wake

The wake input wakes the device. An internal clamp protects this pin from high damaging voltages with a series resistor (10 kOhm typ). This input has a passive internal pull-down, R_{DWN}.

6.2.5 Reset ($\overline{RST}$)

The reset input wakes the device. This is used to initialize the device configuration and fault registers, as well as place the device in a low-current sleep mode. The pin also starts the watchdog timer when transitioning from logic [0] to logic [1]. This pin has a passive internal pull-down, R_{DWN}.

6.2.6 Chip select ($\overline{CS}$)

The $\overline{CS}$ pin enables communication with the master microcontroller (MCU). When this pin is in a logic [0] state, the device is capable of transferring information to, and receiving information from, the MCU. The 10XS3435 latches in data from the Input Shift registers to the addressed registers on the rising edge of $\overline{CS}$. The device transfers status information from the power output to the Shift register on the falling edge of $\overline{CS}$. The SO output driver is enabled when $\overline{CS}$ is logic [0]. $\overline{CS}$ should transition from a logic [1] to a logic [0] state only when SCLK is a logic [0]. $\overline{CS}$ has an active internal pull-up from V_{DD}, I_{UP}.