



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MC13234/MC13237

ZigBee™ - Compliant Platform
2.4 GHz Low Power Transceiver for the
IEEE® 802.15.4 Standard plus Microcontroller
Reference Manual

Document Number: MC13237RM
Rev. 1.8
9/2013



How to Reach Us:

Home Page:
freescale.com

Web Support:
freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Altivec, CodeWarrior, ColdFire, ColdFire+, Energy Efficient Solutions logo, PowerQUICC, QorIQ, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, Layerscape, QorIQ Qonverge, QUICC Engine, Tower, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MC13237RM
Rev. 1.8
9/2013



Contents

About This Book

Audience	xv
Organization	xv
Revision History	xvi
References	xviii

Chapter 1 MC13237 Introduction

1.1	Overview	1-1
1.2	Block Diagram	1-2
1.3	Features Summary	1-2
1.4	Software Solutions	1-5
1.4.1	Simple Media Access Controller (SMAC)	1-6
1.4.2	IEEE 802.15.4 2006 Standard-Compliant MAC	1-6
1.4.3	BeeStack Consumer	1-6
1.4.4	ZigBee-Compliant Network Stack	1-7
1.4.5	SynkroRF Platform	1-8
1.5	Integrated IEEE 802.15.4 Transceiver (Radio and Modem)	1-8
1.5.1	RF Interface and Usage	1-8
1.5.2	Transceiver Register Interface and Operation	1-9
1.5.3	IEEE 802.15.4 Acceleration Hardware	1-9
1.5.4	Unique Partial Power Down (PPD_RX) or “Listen” Receive Mode	1-9
1.6	HCS08 8-Bit Central Processing Unit (CPU)	1-10
1.7	System Clocks	1-11
1.8	Memory	1-11
1.9	System and Power Management	1-11
1.9.1	Modes of Operation	1-11
1.9.2	Power Management	1-12
1.9.3	System Protection	1-12
1.10	MCU Peripherals	1-13
1.11	12-Bit Analog-to-Digital Conversion (ADC) Module	1-13
1.12	Development Environment	1-14

Chapter 2 Pins and Connections

2.1	Device Pin Assignment	2-1
2.2	Pin Definitions	2-3

Chapter 3 System Considerations

3.1	Introduction	3-1
3.2	Power Connections	3-1

3.3	Special Pin Usage	3-4
3.3.1	Hardware $\overline{\text{RESET}}$ Pin	3-4
3.3.2	Signal PTA2 (Factory Test Mode Enable)	3-5
3.3.3	MCU Background/Mode Select (PTA7/BKGD/MS)	3-6
3.4	External Clock Connections	3-6
3.5	32 MHz Reference Oscillator	3-7
3.5.1	Description	3-7
3.5.2	32 MHz Crystal Specifications	3-7
3.5.3	32 MHz Crystal Trimming	3-8
3.6	32.768 kHz Crystal Oscillator (Optional)	3-10
3.6.1	Description	3-10
3.6.2	32.768 kHz Crystal Specifications	3-10
3.7	Device Version ID	3-11
3.8	MC13234/MC13237 GPIO	3-11
3.8.1	GPIO Characteristics	3-11
3.8.2	Signal Properties Summary	3-13
3.9	Transceiver RF Operation	3-14
3.10	Transceiver Indirect Access Register Application Functions	3-15
3.11	General System Considerations for Low Power Operation	3-16
3.11.1	Run Mode Considerations	3-16
3.11.2	Low Power Mode Considerations	3-16
3.11.3	Entering/Exiting Low Power Mode	3-17

Chapter 4 Memory

4.1	MC13234/MC13237 Memory Map	4-1
4.2	Reset and Interrupt Vector Assignments	4-2
4.3	Register Addresses and Bit Assignments	4-3
4.4	Memory Management Unit	4-12
4.4.1	Features	4-12
4.4.2	Register Definition	4-12
4.4.3	Functional Description	4-18
4.5	RAM	4-19
4.6	Flash	4-20
4.6.1	Features	4-20
4.6.2	Register Descriptions	4-21
4.6.3	Functional Description	4-27
4.6.4	Operating Modes	4-34
4.6.5	Flash Module Security	4-35
4.6.6	Resets	4-37

Chapter 5 System Management and Control

5.1	Introduction	5-1
-----	------------------------	-----

5.2	Management Features	5-1
5.3	System Reset	5-2
5.4	System Clocks	5-2
5.4.1	Clock Sources	5-3
5.4.2	Main System Clock Distribution	5-3
5.4.3	Clock Distribution Network Features	5-4
5.4.4	Managing Clock Resources	5-4
5.5	Management of Timer Resources	5-4
5.5.1	RTC Timer Resource	5-4
5.5.2	Computer Operating Properly (COP) Timer	5-5
5.6	Interrupts	5-6
5.6.1	Interrupt Stack Frame	5-7
5.6.2	External Interrupt Request (IRQ) Pin	5-8
5.6.3	Interrupt Vectors, Sources, and Local Masks	5-9
5.7	Modes of Operation	5-11
5.7.1	Run Mode	5-11
5.7.2	Low Power Run Mode (LPRun)	5-11
5.7.3	Active Background Mode	5-12
5.7.4	Wait Mode	5-13
5.7.5	Low Power Wait Mode (LPWait)	5-13
5.7.6	Stop3 Mode	5-14
5.7.7	Mode Selection	5-16
5.7.8	On-Chip Peripheral Modules in Stop and Low Power Modes	5-19
5.8	System Control Register Definitions	5-19
5.8.1	Interrupt Pin Request Status and Control Register (IRQSC)	5-20
5.8.2	System Reset Status Register (SRS)	5-21
5.8.3	System Background Debug Force Reset Register (SBDFR)	5-22
5.8.4	System Options Register 1 (SOPT1)	5-22
5.8.5	System Options Register 2 (SOPT2)	5-23
5.8.6	System Device Identification Register (SDIDH, SDIDL)	5-24
5.8.7	System Power Management Status & Control 1 (SPMSC1)	5-25
5.8.8	System Power Management Status & Control 2 (SPMSC2)	5-26
5.8.9	System Power Management Status & Control 3 (SPMSC3)	5-27
5.8.10	System Oscillator Management and Control Register 1 (SOMC1)	5-29
5.8.11	System Oscillator Management and Control Register 2 (SOMC2)	5-30
5.8.12	System Clock Gating Control 1 Register (SCGC1)	5-31
5.8.13	System Clock Gating Control 2 Register (SCGC2)	5-32

Chapter 6

IEEE 802.15.4 Transceiver (including 802.15.4 Module)

6.1	Introduction	6-1
6.2	Features	6-2
6.3	Transceiver Overview	6-2
6.3.1	Transceiver Block Diagram	6-2

6.3.2	Direct Memory Access (DMA) Controller	6-3
6.4	IEEE 802.15.4 Standard PHY Packet and Frame Structures	6-4
6.4.1	PHY Protocol Data Unit (PPDU)	6-5
6.4.2	MAC Frame Structures	6-6
6.5	Basic PHY Operations	6-7
6.5.1	Clear Channel Assessment (CCA) Operation (including ED and Link Quality Indication)	6-8
6.5.2	Packet Transmission (TX)	6-13
6.5.3	Packet Reception (RX)	6-13
6.6	VCO Frequency Synthesizer (Channel Frequency)	6-17
6.7	Event Timer Block	6-18
6.7.1	Event Timer Time Base	6-19
6.7.2	Setting Current Time	6-19
6.7.3	Reading Current Time	6-20
6.7.4	Receive Packet Timestamp	6-20
6.7.5	Event Timer Comparators	6-20
6.8	Sequence Manager	6-22
6.8.1	Features	6-22
6.8.2	Functional Overview	6-23
6.8.3	Control Model Summary	6-23
6.9	Supported Sequences	6-25
6.9.1	Initiating a Sequence	6-25
6.9.2	Aborting a Sequence	6-26
6.9.3	Sequence I (IDLE)	6-27
6.9.4	Basic Receive Sequence – Sequence R (Receive)	6-27
6.9.5	Basic Transmit Sequence – Sequence T (Transmit)	6-29
6.9.6	Basic Sequence C (Standalone CCA)	6-32
6.9.7	Sequence T/R (Transmit/Receive)	6-32
6.9.8	Sequence CCCA (Continuous CCA)	6-33
6.9.9	Effect of Timer TC3 on Sequence Manager	6-35
6.10	Transmitter Power Amplifier (PA) Control	6-35
6.11	Hardware Pseudo-Random Number Generator	6-35
6.12	Transceiver Interrupt Requests (IRQs)	6-36
6.13	Register Definitions	6-37
6.13.1	Transmit Data Pointer Registers (TXD_ADR_PNTR0 and TXD_ADR_PNTR1)	6-38
6.13.2	Receive Data Pointer Registers (RXD_ADR_PNTR0 and RXD_ADR_PNTR1)	6-40
6.13.3	Transceiver Control Register 1 (CNTRL1)	6-41
6.13.4	Transceiver Control Register 2 (CNTRL2)	6-43
6.13.5	Transceiver Control Register 3 (CNTRL3)	6-44
6.13.6	Transceiver Control Register 4 (CNTRL4)	6-46
6.13.7	Transceiver Source Address Control Register (SRC_CNTRL)	6-47
6.13.8	Transceiver Source Address Sum Data Registers (SRC_ADDRS_SUM_DATA0 and SRC_ADDRS_SUM_DATA1)	6-48
6.13.9	Receiver Byte Count Watermark Threshold (RX_WTR_MARK)	6-49
6.13.10	Receiver Byte Count (RX_BYTE_COUNT)	6-49
6.13.11	Status Register 1 (STATUS1)	6-50

6.13.12	Status Register 2 (STATUS2).....	6-52
6.13.13	Clear Channel Assessment Final Value (CCAFNL)	6-53
6.13.14	Event Timer Registers (EVENT_TMR0, EVENT_TMR1, and EVENT_TMR2).....	6-54
6.13.15	Time Stamp Registers (TIMESTAMP0, TIMESTAMP1, and TIMESTAMP2).....	6-55
6.13.16	Event Timer Comparator 3 Registers (T3CMP0, T3CMP1, and T3CMP2)	6-56
6.13.17	Time Comparator 2 Prime Registers (TC2_PRIME0 and TC2_PRIME1)	6-57
6.13.18	MAC Short Address Registers (MACSHORTADDRS0 and MACSHORTADDRS1)....	6-58
6.13.19	MAC Pan ID Registers (MACPANID0 and MACPANID1).....	6-59
6.13.20	Event Timer Comparator 1 Registers (T1CMP0, T1CMP1, and T1CMP2)	6-60
6.13.21	Event Timer Comparator 2 Registers (T2CMP0, T2CMP1, and T2CMP2)	6-61
6.13.22	Event Timer Comparator 4 Registers (T4CMP0, T4CMP1, and T4CMP2)	6-62
6.13.23	LO1 FracN Numerator Value Registers (LO1_FRAC0 and LO1_FRAC1)	6-63
6.13.24	LO1 Integer Register (LO1_INT).....	6-64
6.13.25	Power Amplifier (PA) Power Control Register (PA_PWR_CNTL)	6-64
6.13.26	MAC Long Address Registers (MACLONGADDRS0 – MACLONGADDRS7).....	6-65
6.13.27	Max Frame Length Register (MAXFRAMELENGTH)	6-66
6.13.28	Receive Frame Filter (RX_FRAME_FILTER)	6-67
6.13.29	MAC Frame Version Compatibility and Timer Prescale Register (FMR_REV_TMR) ..	6-69
6.13.30	CCA Energy Threshold (CCA_THRESHOLD).....	6-70
6.13.31	CCA Power Compensation (CCA_OFFSET_CMP)	6-70
6.13.32	Finite State Machine Register (FSM).....	6-71
6.13.33	Transceiver Indirect Access Registers (INDEX and DATA).....	6-73

Chapter 7 Advanced Security Module (ASM)

7.1	Introduction.....	7-1
7.1.1	Features.....	7-1
7.2	Block Diagram	7-2
7.3	Functional Overview.....	7-2
7.3.1	Control Flow.....	7-2
7.3.2	Module Initialization.....	7-4
7.4	ASM Modes of Operation.....	7-4
7.4.1	Self-Test	7-4
7.4.2	Counter (CTR) Mode	7-5
7.4.3	Cipher Block Chaining (CBC) Mode	7-6
7.4.4	Counter With CBC-MAC (CCM) Mode	7-7
7.4.5	Plain AES Mode	7-8
7.5	ASM Register Definition	7-9
7.5.1	AES 128 Control 1 Register (CONTROL1).....	7-9
7.5.2	AES 128 Control Register 2 (CONTROL2).....	7-10
7.5.3	AES 128 Data Registers (ASMDATA0 - ASMDATAF).....	7-11

Chapter 8 CPU

8.1	Introduction.	8-1
8.1.1	Features.	8-1
8.1.2	Modes of Operation	8-2
8.2	Programmer's Model and CPU Register Definition.	8-2
8.2.1	Accumulator (A).	8-2
8.2.2	Index Register (H:X)	8-3
8.2.3	Stack Pointer (SP).	8-3
8.2.4	Program Counter (PC)	8-3
8.2.5	Condition Code Register (CCR).	8-4
8.3	Addressing Modes	8-5
8.3.1	Inherent Addressing Mode (INH).	8-6
8.3.2	Relative Addressing Mode (REL)	8-6
8.3.3	Immediate Addressing Mode (IMM)	8-6
8.3.4	Direct Addressing Mode (DIR)	8-7
8.3.5	Extended Addressing Mode (EXT)	8-7
8.3.6	Indexed Addressing Mode	8-7
8.4	Special Operations	8-8
8.4.1	Reset Sequence	8-8
8.4.2	Interrupt Sequence	8-8
8.4.3	Wait Mode Operation	8-9
8.4.4	Stop Mode Operation	8-9
8.4.5	BGND Instruction.	8-10
8.5	HCS08 Instruction Set Summary	8-11

Chapter 9 Parallel Input and Output

9.1	Introduction.	9-1
9.2	Features.	9-1
9.3	IO Port Pin Functional Description	9-2
9.3.1	Port Data and Data Direction	9-3
9.4	Pullup, Slew Rate, and Drive Strength	9-3
9.4.1	Port Internal Pullup Enable.	9-3
9.4.2	Port Slew Rate Enable	9-4
9.4.3	Port Drive Strength Select	9-4
9.5	Pin Behavior in Stop Modes	9-4
9.6	Interrupt Request Capability.	9-4
9.7	Parallel I/O and Pin Control Registers	9-4
9.7.1	Port A Registers	9-4
9.7.2	Port B Registers	9-7
9.7.3	Port C Registers	9-10
9.7.4	Port D Registers	9-13

Chapter 10 Real-Time Counter (RTC)

10.1	Introduction	10-1
10.2	Features	10-1
10.3	Block Diagram	10-2
10.4	Functional Description	10-2
10.4.1	Clock Source and Prescale Value	10-2
10.4.2	Compare Function	10-3
10.4.3	Interrupt Request	10-4
10.4.4	Module Clock Disable	10-4
10.5	Modes of Operation	10-4
10.5.1	Wait Mode	10-5
10.5.2	Stop3 Mode	10-5
10.5.3	Active Background Mode	10-5
10.6	External Signal Description	10-5
10.7	Register Definitions	10-5
10.7.1	RTC Status and Control Register (RTCSC)	10-6
10.7.2	RTC Counter Registers (RTCCNTH and RTCCNTL)	10-7
10.7.3	RTC Modulo Registers (RTCMODH and RTCMODL)	10-8

Chapter 11 Modules (KBIX)

11.1	Introduction	11-1
11.1.1	KBI Clock Gating	11-1
11.1.2	Features	11-2
11.1.3	Modes of Operation	11-2
11.1.4	Block Diagram	11-2
11.1.5	External Signal Description	11-3
11.1.6	Register Definition	11-3
11.1.7	Functional Description	11-5

Chapter 12 Analog-to-Digital Converter (ADC)

12.1	Introduction	12-1
12.1.1	Features	12-1
12.1.2	ADC Module Block Diagram	12-1
12.2	External Signal Description	12-2
12.2.1	Analog Power (V_{DDA_ADC})	12-3
12.2.2	Analog Ground (V_{SSA_ADC})	12-3
12.2.3	Voltage Reference High (V_{REFH})	12-3
12.2.4	Voltage Reference Low (V_{REFL})	12-3
12.2.5	Analog Channel Inputs (ADx)	12-3
12.3	Register Definition	12-3

12.3.1	Status and Control Register 1 (ADCSC1)	12-4
12.3.2	Status and Control Register 2 (ADCSC2)	12-5
12.3.3	Data Result High Register (ADCRH)	12-6
12.3.4	Data Result Low Register (ADCRL)	12-7
12.3.5	Compare Value High Register (ADCCVH)	12-7
12.3.6	Compare Value Low Register (ADCCVL)	12-8
12.3.7	Configuration Register (ADCCFG)	12-8
12.3.8	Pin Control 1 Register (APCTL1)	12-9
12.4	Functional Description	12-10
12.4.1	Clock Select and Divide Control	12-11
12.4.2	Input Select and Pin Control	12-11
12.4.3	Asynchronous and Alternate Clock	12-12
12.4.4	Software Trigger	12-12
12.4.5	Hardware Trigger	12-12
12.4.6	Conversion Control	12-13
12.4.7	Automatic Compare Function	12-15
12.4.8	Temperature Sensor	12-16
12.4.9	MCU Wait Mode Operation	12-17
12.4.10	MCU Stop3 Mode Operation	12-17
12.5	Initialization Information	12-18
12.5.1	ADC Module Initialization Example	12-18
12.6	Application Information	12-20
12.6.1	External Pins and Routing	12-20
12.6.2	Sources of Error	12-22

Chapter 13 Inter-integrate Circuit (IIC)

13.1	Introduction	13-1
13.1.1	Features	13-1
13.1.2	Block Diagram	13-2
13.2	External Signal Description	13-2
13.3	Register Definitions	13-3
13.3.1	IIC Address Register (IIC1A)	13-3
13.3.2	IIC Frequency Divider Register (IIC1F)	13-4
13.3.3	IIC Control Register (IIC1C1)	13-7
13.3.4	IIC Status Register (IIC1S)	13-8
13.3.5	IIC Data I/O Register (IIC1D)	13-9
13.3.6	IIC Control Register 2 (IIC1C2)	13-10
13.4	Functional Description	13-10
13.4.1	IIC Protocol	13-10
13.4.2	10-bit Address	13-14
13.4.3	General Call Address	13-15
13.4.4	Resets	13-15
13.4.5	Interrupts	13-15

13.5	Modes of operation	13-16
------	------------------------------	-------

Chapter 14 Serial Communications Interface (SCI)

14.1	Introduction.	14-1
14.2	Features.	14-1
14.3	Block Diagrams	14-2
14.4	External Signal Description	14-4
14.4.1	TXD — Transmit Data Output	14-4
14.4.2	RXD — Receive Data Input	14-4
14.5	Functional Description	14-4
14.5.1	Baud Rate Generator.	14-4
14.5.2	Transmitter Functional Description	14-6
14.5.3	Receiver Functional Description	14-8
14.5.4	Interrupts and Status Flags	14-10
14.5.5	Additional SCI Functions	14-11
14.5.6	Modes of Operation	14-12
14.6	Register Definition	14-13
14.6.1	SCI Baud Rate Registers (SCI1BDH, SCI1BDL)	14-13
14.6.2	SCI Control Register 1 (SCI1C1)	14-14
14.6.3	SCI Control Register 2 (SCI1C2)	14-16
14.6.4	SCI Status Register 1 (SCI1S1)	14-17
14.6.5	SCI Status Register 2 (SCI1S2)	14-19
14.6.6	SCI Control Register 3 (SCI1C3)	14-20
14.6.7	SCI Data Register (SCI1D)	14-21
14.6.8	SCI Control Register 4 (SCI1C4)	14-21

Chapter 15 Serial Peripheral Interface (SPI) Module

15.1	Introduction.	15-1
15.2	Features.	15-1
15.3	Block Diagrams	15-2
15.3.1	SPI System Block Diagram	15-2
15.3.2	SPI Module Block Diagram	15-2
15.4	External Signal Description	15-3
15.4.1	SPICLK — SPI Serial Clock (SPSCK)	15-3
15.4.2	MOSI — Master Data Out, Slave Data In	15-3
15.4.3	MISO — Master Data In, Slave Data Out	15-4
15.4.4	\overline{SS} — Slave Select	15-4
15.5	Functional Description	15-4
15.5.1	Bit Rate Generation	15-4
15.5.2	Basic Transfer	15-5
15.5.3	SPI Clock Formats	15-5
15.5.4	SPI Interrupts	15-8

15.5.5	Mode Fault Detection	15-8
15.6	Modes of Operation	15-8
15.7	Register Definition	15-9
15.7.1	SPI Control Register 1 (SPI1C1)	15-9
15.7.2	SPI Control Register 2 (SPI1C2)	15-10
15.7.3	SPI Baud Rate Register (SPI1BR)	15-11
15.7.4	SPI Status Register (SPI1S)	15-12
15.7.5	SPI Data Register (SPI1D)	15-13

Chapter 16 Timer/PWM (TPM Module)

16.1	Introduction	16-1
16.2	Features	16-1
16.2.1	Block Diagram	16-2
16.2.2	External Signals (TPM3:TPM0)	16-2
16.3	Functional Description	16-2
16.3.1	TPM Counter Clock Source	16-3
16.3.2	Counter	16-4
16.3.3	Channel Mode Selection	16-5
16.3.4	Center-Aligned PWM Mode	16-6
16.4	TPM Interrupts	16-7
16.4.1	Clearing Timer Interrupt Flags	16-8
16.4.2	Timer Overflow Interrupt Description	16-8
16.4.3	Channel Event Interrupt Description	16-8
16.4.4	PWM End-of-Duty-Cycle Events	16-8
16.5	Modes of operation	16-9
16.6	Register Definition	16-9
16.6.1	Timer x Status and Control Register (TPMxSC)	16-10
16.6.2	Timer x Counter Registers (TPMxCNTH:TPMxCNTL)	16-11
16.6.3	Timer x Counter Modulo Registers (TPMxMODH:TPMxMODL)	16-12
16.6.4	Timer x Channel 0 Status and Control Register (TPM1C0SC)	16-13
16.6.5	Timer x Channel Value Registers (TPMxC0VH:TPMxC0VL)	16-14

Chapter 17 Carrier Modulator Timer (CMT) Module

17.1	Introduction	17-1
17.2	Features	17-1
17.3	Block Diagram	17-2
17.4	External Signal (IRO)	17-2
17.5	Functional Description	17-2
17.5.1	Clock Control	17-2
17.5.2	Operating Modes Overview	17-3
17.5.3	Carrier Generator	17-5
17.5.4	Modulator	17-7

17.5.5	Extended Space Operation	17-10
17.5.6	Transmitter	17-11
17.5.7	CMT Interrupts	17-12
17.6	Modes of Operation	17-12
17.7	Register Definition	17-13
17.7.1	Carrier Generator Data Registers (CMTCGH1, CMTCGL1, CMTCGH2, and CMTCGL2)	17-13
17.7.2	CMT Output Control Register (CMTOC)	17-16
17.7.3	CMT Modulator Status and Control Register (CMTMSC)	17-17
17.7.4	CMT Modulator Data Registers (CMTCMD1, CMTCMD2, CMTCMD3, and CMTCMD4)	17-18

Chapter 18 Development Support

18.1	Introduction	18-1
18.1.1	Features	18-1
18.1.2	Forcing Active Background Mode	18-2
18.1.3	Debug Clock	18-3
18.2	Background Debug Controller (BDC)	18-3
18.2.1	BDC Overview	18-3
18.2.2	Block Diagram	18-3
18.2.3	Standard Debug (BDM) Port	18-4
18.2.4	BKGD Pin Description	18-4
18.2.5	Serial Interface Communication Protocol	18-5
18.3	Register Definition	18-14
18.3.1	BDC Registers	18-14
18.3.2	DBG Registers	18-16
18.4	Functional Description	18-32
18.4.1	BDC Functional Description	18-32
18.4.2	DBG Functional Description	18-38

Appendix A IEEE 802.15.4 PHY Messaging Overview

A.1	Introduction	A-1
A.2	Basic PHY Functions	A-1
A.3	Non-beacon-Enabled versus Beacon-Enabled Communication	A-1
A.3.1	Non-beacon-Enabled Communication	A-1
A.3.2	Beacon-Enabled Communication	A-2
A.4	Summary	A-3

About This Book

This manual describes Freescale's fourth-generation ZigBee™ platform (the MC13234/MC13237), which incorporates a low power 2.4 GHz radio frequency transceiver and an 8-bit microcontroller into a single 7x7x1 mm 48-pin LGA package. The MC13234/MC13237 solution can be used for wireless applications from simple proprietary point-to-point connectivity, to a complete ZigBee mesh network. The combination of the radio and a microcontroller in a small footprint package allows for a cost-effective solution.

Audience

This manual is intended for system designers.

Organization

This document is organized into 18 chapters and one appendix.

- | | |
|------------|--|
| Chapter 1 | Introduction — Briefly introduces the MC13234/MC13237. The MC13234/MC13237 is Freescale's fourth-generation ZigBee™ device. It incorporates a low power 2.4 GHz radio frequency transceiver and an 8-bit microcontroller into a single 7x7x1 mm 48-pin LGA package. |
| Chapter 2 | Pins and Connections — Describes device pinout and functionality. |
| Chapter 3 | System Considerations — Describes system level considerations of the MC13234/MC13237 modem and MCU. |
| Chapter 4 | Memory — Describes on-chip memory in the HCS08 series of MCUs and shows that it consists of RAM, flash program memory for non-volatile data storage, plus I/O and control/status registers. |
| Chapter 5 | System Management — Describes the various elements that manage and control operation of the HCS08. |
| Chapter 6 | IEEE 802.15.4 2.4 GHz Transceiver — Provides an overview and general description for the radio and the modem and details the sequence manager, timer resources, and control functions. |
| Chapter 7 | Advanced Security Module (ASM) — Details how the ASM engine encrypts using the Advanced Encryption Standard (AES). |
| Chapter 8 | Central Processor Unit (CPU) — Provides summary information about the registers, addressing modes, and instruction set of the CPU of the HCS08 Family. This section provides summary information about the registers, addressing modes, and instruction set of the CPU of the HCS08 Family. |
| Chapter 9 | Parallel Input/Output — Explains software controls related to parallel input/output (I/O). This section explains software controls related to parallel input/output (I/O). |
| Chapter 10 | Real Time Counter (RTC) — Details the 16-bit counter, a 16-bit comparator, several binary-based and decimal-based prescaler dividers, three clock sources, and a programmable periodic interrupt request. |

Chapter 11	Keyboard Interrupt (KBI) — Describes the KBI module. Eight keyboard interrupt inputs are shared with port B pins.
Chapter 12	Analog-to-Digital Converter (ADC) Module — Describes the ADC module. The 12-bit ADC is a successive approximation ADC designed for operation within an integrated microcontroller system-on-chip.
Chapter 13	Inter Integrated Circuit (IIC) Module — Describes how the IIC bus standard compatible IIC module functions the same in normal and monitor modes. A brief description of the IIC in the various MCU modes is provided in this chapter.
Chapter 14	Serial Communications Interface (SCI) — This chapter describes the SCI which allows full-duplex, asynchronous, NRZ serial communication among the MCU and remote devices, including other MCUs.
Chapter 15	Serial Peripheral Interface — This chapter details the serial peripheral interface (SPI).
Chapter 16	Timer Pulse Width Modulator (PWM) — Describes how the MC13234/MC13237 uses its internal Event Timer block to manage system timing.
Chapter 17	Carrier Modulator Timer (CMT) — The CMT module is an IR LED driver. The module can transmit data to IRO pin either in baseband or in FSK mode.
Chapter 18	Debug — Describes the MC13234/MC13237 comprehensive debug/development capability for the HCS08 MCU.
Appendix A	IEEE 802.15.4 PHY Messaging Overview — Provides a simple overview of the sequence manager.

Revision History

The following table summarizes revisions to this document since the previous release (Rev 1.7).

Revision History

Location	Revision
Chapter 5	Added a new Section 5.7.6.6, "Stop3 and LPRun Mode Transition"
Throughout	Minor typos.

Definitions, Acronyms, and Abbreviations

The following list defines the acronyms and abbreviations used in this document.

ACK	Acknowledgement Frame
API	Application Programming Interface
BB	Baseband
CCA	Clear Channel Assessment
CRC	Cyclical Redundancy Check
DCD	Differential Chip Decoding
DME	Device Management Entity
FCS	Frame Check Sequence
FFD	Full Function Device
FFD-C	Full Function Device Coordinator
FIFO	First In, First Out
FLI	Frame Length Indicator
GTS	Guaranteed Time Slot
HW	Hardware
IRQ	Interrupt Request
ISR	Interrupt Service Routine
LO	Local Oscillator
MAC	Medium Access Control
MCPS	MAC Common Part Sublayer
MCU	Microcontroller Unit
MLME	MAC Sublayer Management Entity
MSDU	MAC Service Data Unit
NWK	Network
PA	Power Amplifier
PAN	Personal Area Network
PANID	PAN Identification
PHY	PHYsical Layer
PIB	PAN Information Base
PPDU	PHY Protocol Data Unit
PSDU	PHY Service Data Unit
RF	Radio Frequency
RFD	Reduced Function Device
SAP	Service Access Point

SFD	Start of Frame Delimiter
SPI	Serial Peripheral Interface
SSCS	Service Specific Convergence Layer
SW	Software
VCO	Voltage Controlled Oscillator

References

The following sources were referenced to produce this book:

1. IEEE 802.15.4 Standard
2. Freescale MC9S08GB/GT60 Data Sheet
3. Freescale MC13237 Data Sheet

Chapter 1

MC13237 Introduction

1.1 Overview

The MC13234/MC13237 is Freescale's low-cost System-on-Chip (SoC) for the IEEE[®] 802.15.4 Standard that incorporates a complete, low power, 2.4 GHz radio frequency transceiver with TX/RX switch, an 8-bit HCS08 CPU, and a functional set of MCU peripherals into a 48-pin LGA package. This solution is targeted for wireless RF remote control and other cost-sensitive applications ranging from home TV and entertainment systems such as ZigBee BeeStack Consumer (RF4CE) to low cost, low power, IEEE 802.15.4 and ZigBee end nodes. The MC13234/MC13237 is a highly integrated solution, with very low power consumption.

The MC13234/MC13237 contains an RF transceiver which is an 802.15.4 Standard - 2006 compliant radio that operates in the 2.4 GHz ISM frequency band. The transceiver includes a low noise amplifier, 1 mW nominal output power amplifier (PA), internal voltage controlled oscillator (VCO), integrated transmit/receive switch, on-board power supply regulation, 12-bit Analog-to-Digital Converter (ADC) and full spread-spectrum encoding and decoding.

The on-chip CPU is based on the Freescale HCS08 family of Microcontroller Units (MCU) and has 128 kilobyte (KB) of flash memory and 8 KB of RAM. The onboard MCU peripheral set has been defined to support the targeted applications. A dedicated DMA block transfers packet data between RAM and the transceiver to off-load the CPU and allow higher efficiency and increased performance.

1.2 Block Diagram

Figure 1-1 shows a simplified block diagram of the MC13234/MC13237.




Figure 1-1. MC13234/MC13237 Simplified Block Diagram

1.3 Features Summary

- Fully compliant IEEE 802.15.4 Standard 2006 transceiver supports 250 kbps O-QPSK data in 5.0 MHz channels and full spread spectrum encode and decode
 - 2.4 GHz
 - Operates on one of 16 selectable channels per IEEE 802.15.4
 - Programmable output power with 0 dBm nominal output power, programmable from -30 dBm to +2 dBm typical
 - Receive sensitivity of -93 dBm (typical) at 1% PER, 20-byte packet, much better than the IEEE 802.15.4 Standard of -85 dBm
 - Partial Power Down “listen” mode (PPD_RX) available to reduce current while in receive mode and waiting for an incoming frame
- Small RF footprint
 - Integrated transmit/receive switch
 - Differential input/output port (typically used with a balun)
 - Low external component count

- Hardware acceleration for IEEE[®] 802.15.4 applications
 - DMA interface
 - AES-128 Security module
 - 16-Bit random number generator
 - 802.15.4 Auto-sequence support
 - 802.15.4 Receiver Frame filtering
- 32 MHz crystal reference oscillator; onboard load trim capability supplements external load capacitors
- Onboard 1 kHz oscillator for wake-up timing or an optional 32.768 kHz crystal for accurate low power timing.
- Transceiver Event Timer module has 4 timer comparators available to help manage the auto-sequencer and to supplement MCU TPM resources
- HCS08 8-bit, 32 MHz CPU
- Flash memory
 - 131072_{dec} Bytes organized as 128 segments by 1024 bytes
 - Programmable over the full power supply range of 1.8–3.6 V
 - Automated program and erase algorithms
 - Flexible protection scheme to prevent accidental program or erase
 - Security feature to prevent unauthorized access to the Flash
- RAM
 - 8 KBytes RAM
- Powerful In-circuit debug and flash programming available via on-chip module (BDM)
 - Two comparator and 9 trigger modes
 - Eight deep FIFO for storing change-of-flow addresses and event-only data
 - Tag and force breakpoints
 - In-circuit debugging with single breakpoint
- Multiple low power modes (less than 1 μ A in Stop3)
- Keyboard interrupt (KBI) module
 - MC13234
 - Two keyboard control modules capable of supporting up to a 12 x 12 keyboard matrix
 - 12 dedicated KBI pins support a 6 x 6 matrix without impacting other IO resources
 - 12 KBI interrupts with selectable polarity
 - MC13237
 - One keyboard control module capable of supporting up to a 8 x 8 keyboard matrix
 - 8 dedicated KBI pins support a 4 x 4 matrix without impacting other IO resources
 - 8 KBI interrupts with selectable polarity
- Serial communication interface (SCI)
 - Full duplex non-return to zero (NRZ)

- Baud rates as high as 1 Mbps can be supported
- LIN master extended break generation
- LIN slave extended break detection
- Wake-up on active edge
- Serial peripheral interface (SPI)
 - Full-duplex or single-wire bidirectional
 - Double-buffered transmit and receive
 - Master or Slave mode; MSB-first or LSB-first shifting
- Inter-integrated circuit (IIC) interface
 - Up to 100 kbps baud rate with maximum bus loading
 - Baud rates as high as 800 kbps can be programmed
 - Multi-master operation
 - Programmable slave address
 - Interrupt driven byte-by-byte data transfer;
 - Supports broadcast mode and 10-bit addressing
- Four 16-bit timer/pulse width modulators (TMP[4:1]) — each TPM module has an assigned GPIO pin and provides
 - Single channel capability
 - Input capture
 - Output compare
 - Buffered edge-aligned or center-aligned PWM
- 8-Channel, 12-bit resolution ADC
 - 2.5 μ s conversion time
 - Internal 1.7 mV/ $^{\circ}$ C temperature sensor
 - Internal bandgap reference
 - Operation in Stop3
 - Fully functional from 1.8 V to 3.6 V
- Carrier Modulator Timer (CMT) — IR Remote carrier generator, modulator, and transmitter.
- Real-time counter (RTC)
 - 16-bit modulus counter with binary or decimal based prescaler;
 - External clock source for precise time base, time-of-day, calendar or task scheduling functions
 - Capable of greater than one day interrupt.
- System protection features
 - Programmable low voltage warning and interrupt (LVI)
 - Optional watchdog timer (COP)
 - Illegal opcode detection
- 1.8 V to 3.6 V operating voltage with on-chip voltage regulators.

- Up to 32 GPIO
 - MC13234: 32 GPIOs
 - MC13237: 28 GPIOs
 - Hysteresis and configurable pull up resistors on all input pins
 - Configurable slew rate and drive strength on all output pins
- -40°C to +85°C temperature range
- RoHS-compliant 7x7 mm 48-pin LGA package

Table 1-1. MC13234 and MC13237 Comparison

Feature	MC13234	MC13237
Radio	IEEE 802.15.4 compliant	
CPU	32 MHz HCS08	
Flash memory	128K	
RAM	8K	
BDM	Yes	
Low power modes	Yes	
KBI	Two (12 interrupts)	One (8 interrupts)
SCI	Yes	
SPI	Yes	
IIC	Yes	
TPM	Yes	
CMT	Yes	
RTC	Yes	
LVD	Yes	
COP	Yes	
ADC	No	Yes
GPIO	32	28

1.4 Software Solutions

Freescale provides a powerful software environment called the Freescale BeeKit Wireless Connectivity Toolkit. BeeKit is a comprehensive codebase of wireless networking libraries, application templates, and sample applications. The BeeKit Graphical User Interface (GUI), part of the BeeKit Wireless Connectivity Toolkit, allows users to create, modify, and update various wireless networking implementations. A wide range of software functionality is available to complement the MC13234/MC13237 and these are provided as codebases within BeeKit. The following sections describe the available tools.

1.4.1 Simple Media Access Controller (SMAC)

The Freescale Simple Media Access Controller (SMAC) is a simple ANSI C based code stack available as sample source code. The SMAC can be used for developing proprietary RF transceiver applications using the MC13234/MC13237.

- Supports point-to-point and star network configurations
- Proprietary networks
- Source code and application examples provided

1.4.2 IEEE 802.15.4 2006 Standard-Compliant MAC

The Freescale 802.15.4 Standard-Compliant MAC is a code stack available as object code. The 802.15.4 MAC can be used for developing MC13234/MC13237 networking applications based on the full IEEE® 802.15.4 Standard that use custom Network Layer and application software.

- Supports star, mesh and cluster tree topologies
- Supports beacons networks
- Supports GTS for low latency
- Multiple power saving modes
- AES-128 Security module
- 802.15.4 Sequence support
- 802.15.4 Receiver Frame filtering

1.4.3 BeeStack Consumer

Freescale’s ZigBee RF4CE stack, called BeeStack Consumer, is a networking layer that sits on top of the IEEE® 802.15.4 MAC and PHY layers. It is designed for standards-based Wireless Personal Area Networks (WPANs) of home entertainment products and conveys information over short distances among the participants in the network. It enables small, power efficient, inexpensive solutions to be implemented for a wide range of applications. Targeted applications include DTV, set top box, A/V receivers, DVD players, security, and other consumer products.

Some key characteristics of a BeeStack Consumer network are:

- An over the air data rate of 250 kbps in the 2.4 GHz band
- 3 independent communication channels in the 2.4 GHz band
- 2 network node types, controller node and target node
- Channel Agility mechanism
- Provides robustness and ease of use
- Includes essential functionality to build and support a CE network

The BeeStack Consumer layer uses components from the standard HCS08 Freescale platform, which is also used by the Freescale implementations of 802.15.4. MAC or ZigBee™ layers. For more details about the platform components, see the *Freescale Platform Reference Manual*.

1.4.4 ZigBee-Compliant Network Stack

Freescalé's BeeStack architecture builds on the ZigBee protocol stack. Based on the OSI Seven-Layer model, the ZigBee stack ensures inter-operability among networked devices. The physical (PHY), media access control (MAC), and network (NWK) layers create the foundation for the application (APL) layers. BeeStack defines additional services to improve the communication between layers of the protocol stack.

At the Application Layer, the application support layer (ASL) facilitates information exchange between the Application Support Sub-Layer (APS) and application objects. Finally, ZigBee Device Objects (ZDO), in addition to other manufacturer-designed applications, allow for a wide range of useful tasks applicable to home and industrial automation.

BeeStack uses the IEEE 802.15.4-compliant MAC/PHY layer that is not part of ZigBee itself. The NWK layer defines routing, network creation and configuration, and device synchronization. The application framework (AF) supports a rich array of services that define ZigBee functionality. ZigBee Device Objects (ZDO) implement application-level services in all nodes via profiles. A security service provider (SSP) is available to the layers that use encryption (NWK and APS), i.e., Advanced Encryption Standard (AES) 128-bit security.

The complete Freescalé BeeStack protocol stack includes the following components:

- ZigBee Device Objects (ZDO) and ZigBee Device Profile (ZDP)
- Application Support Sub-Layer (APS)
- Application Framework (AF)
- Network (NWK) Layer
- Security Service Provider (SSP)
- IEEE 802.15.4-compliant MAC and Physical (PHY) Layer