

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








CATV

PLL Frequency Synthesizer Family CMOS

The devices described in this document are typically used as low-power, phase-locked loop frequency synthesizers. When combined with an external low-pass filter and voltage-controlled oscillator, these devices can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a prescaler can be used between the VCO and the synthesizer IC.

These frequency synthesizer chips can be found in the following and other applications:

MC145151-2 MC145152-2 MC145155-2 MC145156-2 MC145157-2 MC145158-2



Page **DEVICE DETAIL SHEETS FAMILY CHARACTERISTICS DESIGN CONSIDERATIONS**

REV 4 12/99



Parallel-Input PLL Frequency Synthesizer


Interfaces with Single-Modulus Prescalers


The MC145151–2 is programmed by 14 parallel–input data lines for the N counter and three input lines for the R counter. The device features consist of a reference oscillator, selectable–reference divider, digital–phase detector, and 14–bit programmable divide–by–N counter.

The MC145151–2 is an improved–performance drop–in replacement for the MC145151–1. The power consumption has decreased and ESD and latch–up performance have improved.


- Operating Temperature Range: 40 to 85°C
- Low Power Consumption Through Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Lock Detect Signal
- ÷ N Counter Output Available
- Single Modulus/Parallel Programming
- 8 User-Selectable + R Values: 8, 128, 256, 512, 1024, 2048, 2410, 8192
- ÷ N Range = 3 to 16383
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single-Ended (Three-State) or Double-Ended
- Chip Complexity: 8000 FETs or 2000 Equivalent Gates

MC145151-2





MC145151-2 BLOCK DIAGRAM



NOTE: N0 - N13 inputs and inputs RA0, RA1, and RA2 have pull-up resistors that are not shown.

PIN DESCRIPTIONS

INPUT PINS

Frequency Input (Pin 1)

Input to the ÷ N portion of the synthesizer. fin is typically derived from loop VCO and is ac coupled into the device. For larger amplitude signals (standard CMOS logic levels) dc coupling may be used.

RA0 - RA2 Reference Address Inputs (Pins 5, 6, 7)

These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below.

Pull-up resistors ensure that inputs left open remain at a logic 1 and require only a SPST switch to alter data to the zero state.

Refere	Total Divide		
RA2	RA1	RA0	Value
0	0	0	8
0	0	1	128
0	1	0	256
0	1	1	512
1	0	0	1024
1	0	1	2048
1	1	0	2410
1	1	1	8192

N0 - N11N Counter Programming Inputs (Pins 11 – 20, 22 – 25)

These inputs provide the data that is preset into the ÷ N counter when it reaches the count of zero. N0 is the least significant and N13 is the most significant. Pull-up resistors ensure that inputs left open remain at a logic 1 and require only an SPST switch to alter data to the zero state.

T/R Transmit/Receive Offset Adder Input (Pin 21)

This input controls the offset added to the data provided at the N inputs. This is normally used for offsetting the VCO frequency by an amount equal to the IF frequency of the transceiver. This offset is fixed at 856 when T/R is low and gives no offset when T/R is high. A pull-up resistor ensures that no connection will appear as a logic 1 causing no offset addition.

OSCin, OSCout Reference Oscillator Input/Output (Pins 27, 26)

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as the input for an externally-generated reference signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSC_{OUT}.

OUTPUT PINS

PDout Phase Detector A Output (Pin 4)

Three-state output of phase detector for use as loop-error signal. Double-ended outputs are also available for this purpose (see ϕ_V and ϕ_R).

Frequency fy > fR or fy Leading: Negative Pulses Frequency fy < fR or fy Lagging: Positive Pulses Frequency fy = fR and Phase Coincidence: High-Impedance State

ΦR, **ΦV**

Phase Detector B Outputs (Pins 8, 9)

These phase detector outputs can be combined externally for a loop-error signal. A single-ended output is also available for this purpose (see PDout).

If frequency fy is greater than fR or if the phase of fy is leading, then error information is provided by ϕ_V pulsing low. \$\phi_R\$ remains essentially high.

If the frequency fy is less than fp or if the phase of fy is lagging, then error information is provided by ϕR pulsing low. φ_V remains essentially high.

If the frequency of $f_V = f_R$ and both are in phase, then both by and be remain high except for a small minimum time period when both pulse low in phase.

N Counter Output (Pin 10)

This is the buffered output of the ÷ N counter that is inter-

nally connected to the phase detector input. With this output available, the ÷ N counter can be used independently.

Lock Detector Output (Pin 28)

Essentially a high level when loop is locked (fR, fy of same phase and frequency). Pulses low when loop is out of lock.

POWER SUPPLY

חח

Positive Power Supply (Pin 3)

The positive power supply potential. This pin may range from + 3 to + 9 V with respect to VSS.

Vss

Negative Power Supply (Pin 2)

The most negative supply potential. This pin is usually ground.

TYPICAL APPLICATIONS





Figure 1. 5 MHz to 5.5 MHz Local Oscillator Channel Spacing = 1 kHz



- 1. $f_R = 4.1667 \text{ kHz}$; ÷ R = 2410; 21.4 MHz low side injection during receive.
- 2. Frequency values shown are for the 440 470 MHz band. Similar implementation applies to the 406 440 MHz band. For 470 – 512 MHz, consider reference oscillator frequency X9 for mixer injection signal (90.3750 MHz).

Figure 2. Synthesizer for Land Mobile Radio UHF Bands

MC145151-2 Data Sheet Continued on Page 15

Parallel-Input PLL Frequency Synthesizer


Interfaces with Dual-Modulus Prescalers


The MC145152–2 is programmed by sixteen parallel inputs for the N and A counters and three input lines for the R counter. The device features consist of a reference oscillator, selectable–reference divider, two–output phase detector, 10–bit programmable divide–by–N counter, and 6–bit programmable \div A counter.

The MC145152–2 is an improved–performance drop–in replacement for the MC145152–1. Power consumption has decreased and ESD and latch–up performance have improved.

- Operating Temperature Range: 40 to 85°C
- Low Power Consumption Through Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Lock Detect Signal
- Dual Modulus/Parallel Programming
- 8 User-Selectable ÷ R Values: 8, 64, 128, 256, 512, 1024, 1160, 2048
- ÷ N Range = 3 to 1023, ÷ A Range = 0 to 63
- Chip Complexity: 8000 FETs or 2000 Equivalent Gates
- See Application Note AN980

MC145152-2






REV 1 8/95



MC145152-2 BLOCK DIAGRAM



NOTE: NO - N9, A0 - A5, and RA0 - RA2 have pull-up resistors that are not shown.

PIN DESCRIPTIONS

INPUT PINS

fin

Frequency Input (Pin 1)

Input to the positive edge triggered ÷ N and ÷ A counters. fin is typically derived from a dual-modulus prescaler and is ac coupled into the device. For larger amplitude signals (standard CMOS logic levels) dc coupling may be used.

RA0, RA1, RA2 Reference Address Inputs (Pins 4, 5, 6)

These three inputs establish a code defining one of eight possible divide values for the total reference divider. The total reference divide values are as follows:

Refere	Total Divide		
RA2	RA1	RA0	Value
0	0	0	8
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	1160
1	1	1	2048

N0 - N9N Counter Programming Inputs (Pins 11 – 20)

The N inputs provide the data that is preset into the ÷ N counter when it reaches the count of 0. No is the least significant digit and N9 is the most significant. Pull-up resistors ensure that inputs left open remain at a logic 1 and require only a SPST switch to alter data to the zero state.

A0 - A5**A Counter Programming Inputs** (Pins 23, 21, 22, 24, 25, 10)

The A inputs define the number of clock cycles of fin that require a logic 0 on the MC output (see Dual-Modulus

Prescaling section). The A inputs all have internal pull-up resistors that ensure that inputs left open will remain at a logic 1.

OSCin, OSCout Reference Oscillator Input/Output (Pins 27, 26)

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as the input for an externally-generated reference signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSC_{OUT}.

OUTPUT PINS

ΦR, **ΦV** Phase Detector B Outputs (Pins 7, 8)

These phase detector outputs can be combined externally for a loop-error signal.

If the frequency fy is greater than fp or if the phase of fy is leading, then error information is provided by ϕ_V pulsing low. ♦R remains essentially high.

If the frequency fy is less than fp or if the phase of fy is lagging, then error information is provided by ϕ_{R} pulsing low. ♦∨ remains essentially high.

If the frequency of $f_V = f_R$ and both are in phase, then both by and be remain high except for a small minimum time period when both pulse low in phase.

MC

Dual-Modulus Prescale Control Output (Pin 9)

Signal generated by the on-chip control logic circuitry for controlling an external dual-modulus prescaler. The MC level will be low at the beginning of a count cycle and will remain low until the ÷ A counter has counted down from its programmed value. At this time, MC goes high and remains high until the ÷ N counter has counted the rest of the way down from its programmed value (N - A additional counts since both + N and + A are counting down during the first

portion of the cycle). MC is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value $(N_T) = N \cdot P + A$ where P and P + 1 represent the dual-modulus prescaler divide values respectively for high and low MC levels, N the number programmed into the ÷ N counter, and A the number programmed into the ÷ A counter.

LD **Lock Detector Output (Pin 28)**

Essentially a high level when loop is locked (fp, fy of same phase and frequency). Pulses low when loop is out of lock.

POWER SUPPLY

V_{DD}


Positive Power Supply (Pin 3)

The positive power supply potential. This pin may range from + 3 to + 9 V with respect to VSS.

Negative Power Supply (Pin 2)

The most negative supply potential. This pin is usually


TYPICAL APPLICATIONS



NOTES:

- 1. Off-chip oscillator optional.
- 2. The ϕ_{R} and ϕ_{V} outputs are fed to an external combiner/loop filter. See the Phase–Locked Loop Low–Pass Filter Design page for additional information. The ϕ_{P} and ϕ_{V} outputs swing rail-to-rail. Therefore, the user should be careful not to exceed the common mode input range of the op amp used in the combiner/loop filter.

Figure 1. Synthesizer for Land Mobile Radio VHF Bands



NOTES:

- 1. Receiver 1st I.F. = 45 MHz, low side injection; Receiver 2nd I.F. = 11.7 MHz, low side injection.
- 2. Duplex operation with 45 MHz receiver/transmit separation.
- 3. $f_R = 7.5 \text{ kHz}$; ÷ R = 2048.
- 4. $N_{total} = N \cdot 64 + A = 27501$ to 28166; N = 429 to 440; A = 0 to 63.
- 5. MC145158–2 may be used where serial data entry is desired.
- 6. High frequency prescalers (e.g., MC12018 [520 MHz] and MC12022 [1 GHz]) may be used for higher frequency VCO and fref implementations.
- 7. The ϕ_{P} and ϕ_{V} outputs are fed to an external combiner/loop filter. See the Phase–Locked Loop Low–Pass Filter Design page for additional information. The ϕ_B and ϕ_V outputs swing rail-to-rail. Therefore, the user should be careful not to exceed the common mode input range of the op amp used in the combiner/loop filter.

Figure 2. 666-Channel, Computer-Controlled, Mobile Radiotelephone Synthesizer for 800 MHz Cellular Radio Systems

MC145152-2 Data Sheet Continued on Page 15

Serial-Input PLL Frequency Synthesizer

Interfaces with Single-Modulus Prescalers

The MC145157–2 has a fully programmable 14–bit reference counter, as well as a fully programmable \div N counter. The counters are programmed serially through a common data input and latched into the appropriate counter latch, according to the last data bit (control bit) entered.

The MC145157–2 is an improved–performance drop–in replacement for the MC145157–1. Power consumption has decreased and ESD and latch–up performance have improved.

- Operating Temperature Range: 40 to 85°C
- Low Power Consumption Through Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- Fully Programmable Reference and ÷ N Counters
- ÷ R Range = 3 to 16383
- ÷ N Range = 3 to 16383
- fy and f_R Outputs
- Lock Detect Signal
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- "Linearized" Digital Phase Detector
- Single-Ended (Three-State) or Double-Ended Phase Detector Outputs
- Chip Complexity: 6504 FETs or 1626 Equivalent Gates

MC145157-2




P SUFFIX PLASTIC DIP CASE 648




DW SUFFIX SOG PACKAGE CASE 751G

ORDERING INFORMATION

MC145157P2 Plastic DIP MC145157DW2 SOG Package



MC145157-2 BLOCK DIAGRAM



PIN DESCRIPTIONS

INPUT PINS

fin Frequency Input (Pin 8)

Input frequency from VCO output. A rising edge signal on this input decrements the ÷ N counter. This input has an inverter biased in the linear region to allow use with ac coupled signals as low as 500 mV p-p. For larger amplitude signals (standard CMOS logic levels), dc coupling may be used.

CLK, DATA Shift Clock, Serial Data Inputs (Pins 9, 10)

Each low-to-high transition of the clock shifts one bit of data into the on-chip shift registers. The last data bit entered determines which counter storage latch is activated; a logic 1 selects the reference counter latch and a logic 0 selects the ÷ N counter latch. The entry format is as follows:



ENB Latch Enable Input (Pin 11)

A logic high on this pin latches the data from the shift register into the reference divider or ÷ N latches depending on the control bit. The reference divider latches are activated if the control bit is at a logic high and the + N latches are activated if the control bit is at a logic low. A logic low on this pin allows the user to change the data in the shift registers without affecting the counters. ENB is normally low and is pulsed high to transfer data to the latches.

OSCin, OSCout Reference Oscillator Input/Output (Pins 1, 2)

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as the input for an externally-generated reference signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSC_{OUT}.

OUTPUT PINS

PDout Single-Ended Phase Detector A Output (Pin 5)

This single-ended (three-state) phase detector output produces a loop-error signal that is used with a loop filter to control a VCO.

Frequency fy > fR or fy Leading: Negative Pulses Frequency fy < fR or fy Lagging: Positive Pulses Frequency fy = fR and Phase Coincidence: High-Impedance State

ΦR, **ΦV Double-Ended Phase Detector B Outputs (Pins 16, 15)**

These outputs can be combined externally for a loop-error signal. A single-ended output is also available for this purpose (see PDout).

If frequency fy is greater than fR or if the phase of fy is leading, then error information is provided by ϕ_V pulsing low. φR remains essentially high.

If the frequency fy is less than fR or if the phase of fy is lagging, then error information is provided by \$\phi_R\$ pulsing low. ♦∨ remains essentially high.

If the frequency of $f_V = f_B$ and both are in phase, then both φV and φR remain high except for a small minimum time period when both pulse low in phase.

fR, fv

R Counter Output, N Counter Output (Pins 13, 3)

Buffered, divided reference and fin frequency outputs. The f_R and f_V outputs are connected internally to the $\div R$ and $\div N$ counter outputs respectively, allowing the counters to be used independently, as well as monitoring the phase detector inputs.

LD

Lock Detector Output (Pin 7)

This output is essentially at a high level when the loop is locked (fp, fy of same phase and frequency), and pulses low when loop is out of lock.

REFout

Buffered Reference Oscillator Output (Pin 14)

This output can be used as a second local oscillator, reference oscillator to another frequency synthesizer, or as the system clock to a microprocessor controller.

S/Rout

Shift Register Output (Pin 12)

This output can be connected to an external shift register to provide band switching, control information, and counter programming code checking.

POWER SUPPLY

V_{DD}

Positive Power Supply (Pin 4)

The positive power supply potential. This pin may range from +3 to +9 V with respect to VSS.

Negative Power Supply (Pin 6)

The most negative supply potential. This pin is usually

MC145157-2 Data Sheet Continued on Page 15

Serial-Input PLL Frequency Synthesizer


Interfaces with Dual-Modulus Prescalers


The MC145158–2 has a fully programmable 14–bit reference counter, as well as fully programmable \div N and \div A counters. The counters are programmed serially through a common data input and latched into the appropriate counter latch, according to the last data bit (control bit) entered.

The MC145158–2 is an improved–performance drop–in replacement for the MC145158–1. Power consumption has decreased and ESD and latch–up performance have improved.

- Operating Temperature Range: 40 to 85°C
- Low Power Consumption Through Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- Fully Programmable Reference and + N Counters
- ÷ R Range = 3 to 16383
- ÷ N Range = 3 to 1023
- Dual Modulus Capability; ÷ A Range = 0 to 127
- fy and fp Outputs
- · Lock Detect Signal
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- "Linearized" Digital Phase Detector
- Single-Ended (Three-State) or Double-Ended Phase Detector Outputs
- Chip Complexity: 6504 FETs or 1626 Equivalent Gates

MC145158-2






REV 1 8/95



MC145158-2 BLOCK DIAGRAM



PIN DESCRIPTIONS


INPUT PINS


fin Frequency Input (Pin 8)

Input frequency from VCO output. A rising edge signal on this input decrements the ÷ A and ÷ N counters. This input has an inverter biased in the linear region to allow use with ac coupled signals as low as 500 mV p-p. For larger amplitude signals (standard CMOS logic levels), dc coupling may be used.

CLK, DATA Shift Clock, Serial Data Inputs (Pins 9, 10)

Each low-to-high transition of the CLK shifts one bit of data into the on-chip shift registers. The last data bit entered determines which counter storage latch is activated; a logic 1 selects the reference counter latch and a logic 0 selects the ÷ A, ÷ N counter latch. The data entry format is as follows:





ENB Latch Enable Input (Pin 11)

A logic high on this pin latches the data from the shift register into the reference divider or ÷ N, ÷ A latches depending on the control bit. The reference divider latches are activated if the control bit is at a logic high and the ÷ N, ÷ A latches are activated if the control bit is at a logic low. A logic low on this pin allows the user to change the data in the shift registers without affecting the counters. ENB is normally low and is pulsed high to transfer data to the latches.

OSCin, OSCout Reference Oscillator Input/Output (Pins 1, 2)

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as the input for an externally-generated reference signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSC_{OUT}.

OUTPUT PINS

PDout Phase Detector A Output (Pin 5)

This single-ended (three-state) phase detector output produces a loop-error signal that is used with a loop filter to control a VCO.

Frequency fy > fR or fy Leading: Negative Pulses Frequency fy < fp or fy Lagging: Positive Pulses Frequency fy = fR and Phase Coincidence: High-Impedance State

ΦR, **ΦV** Phase Detector B Outputs (Pins 16, 15)

Double-ended phase detector outputs. These outputs can be combined externally for a loop-error signal. A singleended output is also available for this purpose (see PDout).

If frequency fy is greater than fR or if the phase of fy is leading, then error information is provided by ϕ_V pulsing low. **PR** remains essentially high.

If the frequency fy is less than fp or if the phase of fy is lagging, then error information is provided by ϕ_{R} pulsing low. φγ remains essentially high.

If the frequency of $f_V = f_B$ and both are in phase, then both φy and φR remain high except for a small minimum time period when both pulse low in phase.

MC

Dual-Modulus Prescale Control Output (Pin 12)

This output generates a signal by the on-chip control logic circuitry for controlling an external dual-modulus prescaler. The MC level is low at the beginning of a count cycle and remains low until the ÷ A counter has counted down from its programmed value. At this time, MC goes high and remains high until the ÷ N counter has counted the rest of the way down from its programmed value (N - A additional counts since both ÷ N and ÷ A are counting down during the first portion of the cycle). MC is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value $(N_T) = N \cdot P + A$ where P and P + 1 represent the dual-modulus prescaler divide values respectively for high and low modulus control levels, N the number programmed into the ÷ N counter, and A the number programmed into the ÷ A counter. Note that when a prescaler is needed, the dualmodulus version offers a distinct advantage. The dualmodulus prescaler allows a higher reference frequency at the phase detector input, increasing system performance capability, and simplifying the loop filter design.

fR, fv R Counter Output, N Counter Output (Pins 13, 3)

Buffered, divided reference and fin frequency outputs. The fR and fy outputs are connected internally to the ÷ R and ÷ N counter outputs respectively, allowing the counters to be used independently, as well as monitoring the phase detector inputs.

LD

Lock Detector Output (Pin 7)

This output is essentially at a high level when the loop is locked (fp, fy of same phase and frequency), and pulses low when loop is out of lock.

REFout **Buffered Reference Oscillator Output (Pin 14)**

This output can be used as a second local oscillator, reference oscillator to another frequency synthesizer, or as the system clock to a microprocessor controller.

POWER SUPPLY

V_{DD} Positive Power Supply (Pin 4)

The positive power supply potential. This pin may range from + 3 to + 9 V with respect to VSS.

Negative Power Supply (Pin 6)

The most negative supply potential. This pin is usually ground.

MC14515X-2 FAMILY CHARACTERISTICS AND DESCRIPTIONS

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	- 0.5 to + 10.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient) except SW1, SW2	- 0.5 to V _{DD} + 0.5	V
V_{out} Output Voltage (DC or Transient), SW1, SW2 (R _{pull-up} = 4.7 k Ω)		- 0.5 to + 15	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
I _{DD} , I _{SS}	Supply Current, VDD or VSS Pins	± 30	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 seconds	260	°C

These devices contain protection circuitry to protect against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to these high–impedance circuits. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ except for SW1 and SW2.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD), except for inputs with pull—up devices. Unused outputs must be left open.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		,		- 4	0°C	25	°C	85	°C	
Symbol	Parameter	Test Condition	V _{DD}	Min	Max	Min	Max	Min	Max	Unit
V _{DD}	Power Supply Voltage Range		_	3	9	3	9	3	9	V
I _{SS}	Dynamic Supply Current	f _{in} = OSC _{in} = 10 MHz, 1 V p-p ac coupled sine wave R = 128, A = 32, N = 128	3 5 9	_ _ _	3.5 10 30	_ _ _	3 7.5 24	_ _ _	3 7.5 24	mA
I _{SS}	Quiescent Supply Current (not including pull–up current component)	$V_{in} = V_{DD} \text{ or } V_{SS}$ $I_{out} = 0 \mu A$	3 5 9	_ _ _	800 1200 1600	_ _ _	800 1200 1600	_ _ _	1600 2400 3200	μА
V _{in}	Input Voltage — fin, OSCin	Input ac coupled sine wave	_	500	_	500	_	500	_	mV p-p
V _{IL}	Low-Level Input Voltage — f _{in} , OSC _{in}	$\begin{tabular}{lll} $V_{out} \ge 2.1 \ V & & lnput \ dc \\ $V_{out} \ge 3.5 \ V & & coupled \\ $V_{out} \ge 6.3 \ V & square \ wave \\ \end{tabular}$	3 5 9	_ _ _	0 0 0	_ _ _	0 0 0	_ _ _	0 0 0	V
VIH	High-Level Input Voltage — f _{in} , OSC _{in}	$\begin{tabular}{lll} $V_{out} \le 0.9 \ V$ & Input dc \\ $V_{out} \le 1.5 \ V$ & coupled \\ $V_{out} \le 2.7 \ V$ & square wave \\ \end{tabular}$	3 5 9	3.0 5.0 9.0	_ _ _	3.0 5.0 9.0	_ _ _	3.0 5.0 9.0	_ _ _	V
V _{IL}	Low-Level Input Voltage — except f _{in} , OSC _{in}		3 5 9	_ _ _	0.9 1.5 2.7	_ _ _	0.9 1.5 2.7	_ _ _	0.9 1.5 2.7	V
V _{IH}	High-Level Input Voltage — except f _{in} , OSC _{in}		3 5 9	2.1 3.5 6.3	_ _ _	2.1 3.5 6.3	_ _ _	2.1 3.5 6.3	_ _ _	V
l _{in}	Input Current (fin, OSCin)	V _{in} = V _{DD} or V _{SS}	9	± 2	± 50	± 2	± 25	±2	± 22	μΑ
IIL	Input Leakage Current (Data, CLK, ENB — without pull-ups)	V _{in} = V _{SS}	9	_	- 0.3	_	-0.1	_	- 1.0	μА
lН	Input Leakage Current (all inputs except f _{in} , OSC _{in})	V _{in} = V _{DD}	9	_	0.3	_	0.1	_	1.0	μА

(continued)

SW1 and SW2 can be tied through external resistors to voltages as high as 15 V, independent of the supply voltage.

^{*} Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

[†]Power Dissipation Temperature Derating: Plastic DIP: – 12 mW/°C from 65 to 85°C SOG Package: – 7 mW/°C from 65 to 85°C

DC ELECTRICAL CHARACTERISTICS (continued)

			V _{DD}	- 40	0°C	25	°C	85	°C	
Symbol	Parameter	Test Condition	V	Min	Max	Min	Max	Min	Max	Unit
IJĽ	Pull-up Current (all inputs with pull-ups)	V _{in} = V _{SS}	9	- 20	- 400	- 20	-200	- 20	- 170	μА
C _{in}	Input Capacitance			_	10	_	10	_	10	pF
V _{OL}	Low-Level Output Voltage — OSC _{out}	I _{out} ≈ 0 μA V _{in} = V _{DD}	3 5 9	_ _ _	0.9 1.5 2.7	_ _ _	0.9 1.5 2.7	_ _ _	0.9 1.5 2.7	V
VOH	High-Level Output Voltage — OSC _{out}	I _{out} ≈ 0 μA Vin = VSS	3 5 9	2.1 3.5 6.3	_ _ _	2.1 3.5 6.3	_ _ _	2.1 3.5 6.3	_ _ _	V
V _{OL}	Low-Level Output Voltage — Other Outputs	l _{out} ≈ 0 μA	3 5 9	_ _ _	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	V
VOH	High-Level Output Voltage — Other Outputs	l _{out} ≈ 0 μA	3 5 9	2.95 4.95 8.95	_ _ _	2.95 4.95 8.95	_ _ _	2.95 4.95 8.95	_ _ _	V
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage — SW1, SW2	$R_{\text{pull-up}} = 4.7 \text{ k}\Omega$		15	_	15	_	15	_	V
lOL	Low-Level Sinking Current — MC	V _{out} = 0.3 V V _{out} = 0.4 V V _{out} = 0.5 V	3 5 9	1.30 1.90 3.80	_ _ _	1.10 1.70 3.30	_ _ _	0.66 1.08 2.10	_ _ _	mA
lOH	High-Level Sourcing Current — MC	V _{out} = 2.7 V V _{out} = 4.6 V V _{out} = 8.5 V	3 5 9	- 0.60 - 0.90 - 1.50	_ _ _	- 0.50 - 0.75 - 1.25	_ _ _	- 0.30 - 0.50 - 0.80	_ _ _	mA
lOL	Low-Level Sinking Current — LD	V _{out} = 0.3 V V _{out} = 0.4 V V _{out} = 0.5 V	3 5 9	0.25 0.64 1.30	_ _ _	0.20 0.51 1.00	_ _ _	0.15 0.36 0.70	_ _ _	mA
lOH	High-Level Sourcing Current — LD	V _{out} = 2.7 V V _{out} = 4.6 V V _{out} = 8.5 V	3 5 9	- 0.25 - 0.64 - 1.30	_ _ _	- 0.20 - 0.51 - 1.00	_ _ _	- 0.15 - 0.36 - 0.70	_ _ _	mA
lOL	Low-Level Sinking Current — SW1, SW2	V _{out} = 0.3 V V _{out} = 0.4 V V _{out} = 0.5 V	3 5 9	0.80 1.50 3.50	_ _ _	0.48 0.90 2.10	_ _ _	0.24 0.45 1.05	_ _ _	mA
lOL	Low-Level Sinking Current — Other Outputs	V _{out} = 0.3 V V _{out} = 0.4 V V _{out} = 0.5 V	3 5 9	0.44 0.64 1.30	_ _ _	0.35 0.51 1.00	_ _ _	0.22 0.36 0.70	_ _ _	mA
lOH	High-Level Sourcing Current — Other Outputs	V _{out} = 2.7 V V _{out} = 4.6 V V _{out} = 8.5 V	3 5 9	- 0.44 - 0.64 - 1.30	_ _ _	- 0.35 - 0.51 - 1.00	_ _ _	- 0.22 - 0.36 - 0.70	_ _ _	mA
loz	Output Leakage Current — PDout	V _{out} = V _{DD} or V _{SS} Output in Off State	9	_	± 0.3	_	± 0.1	_	± 1.0	μΑ
loz	Output Leakage Current — SW1, SW2	V _{out} = V _{DD} or V _{SS} Output in Off State	9	_	± 0.3	_	± 0.1	_	± 3.0	μΑ
C _{out}	Output Capacitance — PDout	PD _{out} — Three–State		_	10		10	_	10	pF

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 10 \text{ ns}$)

Symbol	Parameter	V _{DD} V	Guaranteed Limit 25°C	Guaranteed Limit – 40 to 85°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, fin to MC (Figures 1 and 4)	3 5 9	110 60 35	120 70 40	ns
[†] PHL	Maximum Propagation Delay, ENB to SW1, SW2 (Figures 1 and 5)	3 5 9	160 80 50	180 95 60	ns
t _W	Output Pulse Width, $\phi_R,\phi_V,\text{and LD}$ with f_R in Phase with f_V (Figures 2 and 4)	3 5 9	25 to 200 20 to 100 10 to 70	25 to 260 20 to 125 10 to 80	ns
[†] TLH	Maximum Output Transition Time, MC (Figures 3 and 4)	3 5 9	115 60 40	115 75 60	ns
[†] THL	Maximum Output Transition Time, MC (Figures 3 and 4)	3 5 9	60 34 30	70 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, LD (Figures 3 and 4)	3 5 9	180 90 70	200 120 90	ns
^t TLH ^{, t} THL	Maximum Output Transition Time, Other Outputs (Figures 3 and 4)	3 5 9	160 80 60	175 100 65	ns

SWITCHING WAVEFORMS








Figure 3.



^{*} Includes all probe and fixture capacitance.

Figure 4. Test Circuit




^{*} Includes all probe and fixture capacitance.

Figure 5. Test Circuit

TIMING REQUIREMENTS (Input $t_f = t_f = 10$ ns unless otherwise indicated)

Symbol	Parameter	V _{DD}	Guaranteed Limit 25°C	Guaranteed Limit – 40 to 85°C	Unit
^f clk	Serial Data Clock Frequency, Assuming 25% Duty Cycle NOTE: Refer to CLK t _W (H) below (Figure 6)	3 5 9	dc to 5.0 dc to 7.1 dc to 10	dc to 3.5 dc to 7.1 dc to 10	MHz
t _{su}	Minimum Setup Time, Data to CLK (Figure 7)	3 5 9	30 20 18	30 20 18	ns
^t h	Minimum Hold Time, CLK to Data (Figure 7)	3 5 9	40 20 15	40 20 15	ns
t _{su}	Minimum Setup Time, CLK to ENB (Figure 7)	3 5 9	70 32 25	70 32 25	ns
t _{rec}	Minimum Recovery Time, ENB to CLK (Figure 7)	3 5 9	5 10 20	5 10 20	ns
^t w(H)	Minimum Pulse Width, CLK and ENB (Figure 6)	3 5 9	50 35 25	70 35 25	ns
t _r , t _f	Maximum Input Rise and Fall Times — Any Input (Figure 8)	3 5 9	5 4 2	5 4 2	μs

SWITCHING WAVEFORMS



*Assumes 25% Duty Cycle.

Figure 6.




Figure 8.





Figure 7.

FREQUENCY CHARACTERISTICS (Voltages References to V_{SS}, $C_L = 50$ pF, Input $t_f = t_f = 10$ ns unless otherwise indicated)

			V _{DD}	- 40	0°C	25	°C	85	°C	
Symbol	Parameter	Test Condition	V	Min	Max	Min	Max	Min	Max	Unit
fi	Input Frequency (f _{in} , OSC _{in})	$R \ge 8$, $A \ge 0$, $N \ge 8$ $V_{in} = 500$ mV p-p ac coupled sine wave	3 5 9	_ _ _	6 15 15	_ _ _	6 15 15	_ _ _	6 15 15	MHz
		$\begin{aligned} R \geq 8, & \ A \geq 0, \ N \geq 8 \\ V_{in} = 1 & \ V \ p-p \ ac \ coupled \\ sine \ wave \end{aligned}$	3 5 9	_ _ _	12 22 25	_ _ _	12 20 22	_ _ _	7 20 22	MHz
		$R \ge 8, A \ge 0, N \ge 8$ $V_{in} = V_{DD} \text{ to VSS}$ dc coupled square wave	3 5 9	_ _ _	13 25 25	_ _ _	12 22 25	_ _ _	8 22 25	MHz

NOTE: Usually, the PLL's propagation delay from fin to MC plus the setup time of the prescaler determines the upper frequency limit of the system. The upper frequency limit is found with the following formula: $f = P/(t_P + t_{set})$ where f is the upper frequency in Hz, P is the lower of the dual modulus prescaler ratios, tp is the fin to MC propagation delay in seconds, and tset is the prescaler setup time in seconds. For example, with a 5 V supply, the fin to MC delay is 70 ns. If the MC12028A prescaler is used, the setup time is 16 ns. Thus, if the 64/65 ratio is utilized, the upper frequency limit is $f = P/(t_P + t_{Set}) = 64/(70 + 16) = 744$ MHz.



VH = High Voltage Level.

V_L = Low Voltage Level.

NOTE: The PDOUT generates error pulses during out-of-lock conditions. When locked in phase and frequency the output is high and the voltage at this pin is determined by the low-pass filter capacitor.

Figure 9. Phase Detector/Lock Detector Output Waveforms

^{*} At this point, when both fR and fy are in phase, the output is forced to near mid-supply.

DESIGN CONSIDERATIONS

PHASE-LOCKED LOOP — LOW-PASS FILTER DESIGN

A)
$$PD_{out}$$
 VCO $\phi_R - C$ C C

$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NR_{1}C}}$$

$$\zeta = \frac{N\omega_{n}}{2K_{\phi}K_{VCO}}$$


$$F(s) = \frac{1}{R_{1}sC + 1}$$

B)
$$PD_{out}$$
 QCO R_1 R_2 QCO QC

$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R_{1} + R_{2})}}$$

$$\zeta = 0.5 \omega_{n} \left(R_{2}C + \frac{N}{K_{\phi}K_{VCO}}\right)$$

$$R_{2}SC + 1$$



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR_{1}}}$$

$$\zeta = \frac{\omega_{n}R_{2}C}{2}$$

ASSUMING GAIN A IS VERY LARGE, THEN:

$$F(s) = \frac{R_2sC + 1}{R_1sC}$$

NOTE: Sometimes R₁ is split into two series resistors, each R₁ ÷ 2. A capacitor C_C is then placed from the midpoint to ground to further filter ϕ_V and ϕ_R . The value of C_C should be such that the corner frequency of this network does not significantly affect ω_n . The $\phi_{\rm P}$ and $\phi_{\rm V}$ outputs swing rail-to-rail. Therefore, the user should be careful not to exceed the common mode input range of the op amp used in the combiner/loop filter.

DEFINITIONS:

N = Total Division Ratio in feedback loop

 K_{ϕ} (Phase Detector Gain) = $V_{DD}/4\pi$ for PD_{OUT}

 K_{\oplus} (Phase Detector Gain) = $V_{DD}/2\pi$ for ϕ_V and ϕ_R

$$K_{VCO}$$
 (VCO Gain) = $\frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}}$

for a typical design w_n (Natural Frequency) $\approx \frac{2\pi fr}{10}$ (at phase detector input).

Damping Factor: $\zeta \cong 1$

RECOMMENDED READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.

Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.

Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.

Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.

Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.

Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.

Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.

AN535, Phase-Locked Loop Design Fundamentals, Motorola Semiconductor Products, Inc., 1970.

AR254, Phase-Locked Loop Design Articles, Motorola Semiconductor Products, Inc., Reprinted with permission from Electronic Design, 1987.

CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers.

Use of a Hybrid Crystal Oscillator

Commercially available temperature-compensated crystal oscillators (TCXOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50 µA at CMOS logic levels may be direct or dc coupled to OSCin. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSCin may be used. OSC_{out}, an unbuffered output, should be left floating.


For additional information about TCXOs and data clock oscillators, please consult the latest version of the eem Electronic Engineers Master Catalog, the Gold Book, or similar publications.

Design an Off-Chip Reference

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12061 MECL device. The reference signal from the MECL device is ac coupled to OSCin. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSCout, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage

Use of the On-Chip Oscillator Circuitry

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure 10.



* May be deleted in certain cases. See text.

Figure 10. Pierce Crystal Oscillator Circuit

For $V_{DD} = 5.0 \text{ V}$, the crystal should be specified for a loading capacitance, C_I, which does not exceed 32 pF for frequencies to approximately 8.0 MHz, 20 pF for frequencies in the area of 8.0 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic CL values. The shunt load capacitance, CL, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_0 + \frac{C1 \cdot C2}{C1 + C2}$$

where

 $C_{in} = 5 pF (see Figure 11)$

Cout = 6 pF (see Figure 11)

 $C_a = 1 pF (see Figure 11)$

CO = the crystal's holder capacitance

(see Figure 12)

C1 and C2 = external capacitors (see Figure 10)





Figure 11. Parasitic Capacitances of the Amplifier



NOTE: Values are supplied by crystal manufacturer (parallel resonant crystal).

Figure 12. Equivalent Crystal Networks

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSCin and OSC_{out} pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the value for Cin and Cout.

Power is dissipated in the effective series resistance of the crystal, Re, in Figure 12. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure 10 limits the drive level. The use of R1 may not be necessary in some cases (i.e., R1 = 0 Ω).

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC_{OUt}. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful (see Table 1).

Table 1. Partial List of Crystal Manufacturers

Motorola — Internet Address http://motorola.com (Search for resonators)						
United States Crystal Corp.						
Crystek Crystal						
Statek Corp.						
Fox Electronics						

NOTE: Motorola cannot recommend one supplier over another and in no way suggests that this is a complete listing of crystal manufacturers.

RECOMMENDED READING

Technical Note TN-24, Statek Corp. Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2 Feb.,

- D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.
- P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.

DUAL-MODULUS PRESCALING

OVERVIEW

The technique of dual-modulus prescaling is well established as a method of achieving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that results if a fixed (single-modulus) divider is used for the prescaler.

In dual-modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P + 1 in the prescaler for the required amount of time (see modulus control definition). Motorola's dual-modulus frequency synthesizers contain this feature and can be used with a variety of dual-modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P + 1 divide values in the range of \div 3/ \div 4 to \div 128/ \div 129 can be controlled by most Motorola frequency synthesizers.

Several dual-modulus prescaler approaches suitable for use with the MC145152-2, MC145156-2, or MC145158-2 are:

MC12009	÷ 5/÷ 6	440 MHz
MC12011	÷ 8/÷ 9	500 MHz
MC12013	÷ 10/÷ 11	500 MHz
MC12015	÷ 32/÷ 33	225 MHz
MC12016	÷ 40/÷ 41	225 MHz
MC12017	÷ 64/÷ 65	225 MHz
MC12018	÷ 128/÷ 129	520 MHz
MC12028A	÷ 32/33 or ÷ 64/65	1.1 GHz
MC12052A	÷ 64/65 or ÷ 128/129	1.1 GHz
MC12054A	÷ 64/65 or ÷ 128/129	2.0 GHz

DESIGN GUIDELINES

The system total divide value, N_{total} (NT) will be dictated by the application:

$$N_T = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N \bullet P + A$$

N is the number programmed into the \div N counter, A is the number programmed into the ÷ A counter, P and P + 1 are the two selectable divide ratios available in the dual-modulus prescalers. To have a range of N_T values in sequence, the \div A counter is programmed from zero through P – 1 for a particular value N in the ÷ N counter. N is then incremented to N + 1 and the $\div A$ is sequenced from 0 through P - 1 again.

There are minimum and maximum values that can be achieved for N_T. These values are a function of P and the size of the ÷ N and ÷ A counters.

The constraint $N \ge A$ always applies. If $A_{max} = P - 1$, then $N_{min} \ge P - 1$. Then $N_{Tmin} = (P - 1) P + A \text{ or } (P - 1) P \text{ since } A$ is free to assume the value of 0.

$$N_{Tmax} = N_{max} \bullet P + A_{max}$$

To maximize system frequency capability, the dual-modulus prescaler output must go from low to high after each group of P or P + 1 input cycles. The prescaler should divide by P when its modulus control line is high and by P + 1 when its MC is low.

For the maximum frequency into the prescaler (fycomax), the value used for P must be large enough such that:

- 1. fycomax divided by P may not exceed the frequency capability of fin (input to the ÷ N and ÷ A counters).
- 2. The period of fyco divided by P must be greater than the sum of the times:
 - a. Propagation delay through the dual-modulus pre-
 - b. Prescaler setup or release time relative to its MC
 - c. Propagation time from fin to the MC output for the frequency synthesizer device.


A sometimes useful simplification in the programming code can be achieved by choosing the values for P of 8, 16, 32, or 64. For these cases, the desired value of N_T results when NT in binary is used as the program code to the ÷ N and + A counters treated in the following manner:

- 1. Assume the \div A counter contains "a" bits where $2a \ge P$.
- 2. Always program all higher order ÷ A counter bits above "a" to 0.

3. Assume the \div N counter and the \div A counter (with all the higher order bits above "a" ignored) combined into a single binary counter of n + a bits in length (n = numberof divider stages in the ÷ N counter). The MSB of this "hypothetical" counter is to correspond to the MSB of ÷ N and

the LSB is to correspond to the LSB of ÷ A. The system divide value, N_T, now results when the value of N_T in binary is used to program the "new" n + a bit counter.

By using the two devices, several dual-modulus values are achievable (shown in Figure 13).




NOTE: MC12009, MC12011, and MC12013 are pin equivalent. MC12015, MC12016, and MC12017 are pin equivalent.

Figure 13. Dual-Modulus Values

PACKAGE DIMENSIONS

P SUFFIX PLASTIC DIP **CASE 648-08** (MC145157-2, MC145158-D)




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54	BSC	
Н	0.050	BSC	1.27	BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
Ĺ	0.295	0.305	7.50	7.74	
М	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

P SUFFIX PLASTIC DIP CASE 710-02 (MC145151-2, MC145152-2)



- (OTES:


 1. POSITIONAL TOLERANCE OF LEADS (D),
 SHALL BE WITHIN 0.25mm (0.010) AT
 MAXIMUM MATERIAL CONDITION, IN
 RELATION TO SEATING PLANE AND
- EACH OTHER.

 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 3. DIMENSION B DOES NOT INCLUDE
- MOLD FLASH.

	MILLIM	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	36.45	37.21	1.435	1.465	
В	13.72	14.22	0.540	0.560	
С	3.94	5.08	0.155	0.200	
D	0.36	0.56	0.014	0.022	
F	1.02	1.52	0.040	0.060	
G	2.54	BSC	0.100	BSC	
Н	1.65	2.16	0.065	0.085	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	15.24	BSC	0.600 BSC		
M	0°	15°	0°	15°	
N	0.51	1.02	0.020	0.040	

DW SUFFIX SOG PACKAGE CASE 751F-04 (MC145151-2, MC145152-2)




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD
- DIMENSION A AND B DO NOT INCLUDE PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTR DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.80	18.05	0.701	0.711
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

DW SUFFIX SOG PACKAGE CASE 751G-02 (MC145157-2, MC145158-2)



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029