

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Data sheet: Advance Information

Document Number: MC12XS6D1 Rev. 4.0, 5/2018

# 17 mOhm and 7.0 mOhm high-side switches

The 12XS6 is the latest SMARTMOS achievement in automotive lighting drivers. It belongs to an expanding family, which helps to control and diagnose incandescent lamps and light-emitting diodes (LEDs), with enhanced precision. It combines flexibility through daisy chainable SPI 5.0 MHz, extended digital and analog feedbacks, safety, and robustness.

Output edge shaping helps to improve electromagnetic performance. To avoid shutting off the device upon inrush current, while still being able to closely track the load current, a dynamic overcurrent threshold profile is featured. Current of each channel can be sensed with a programmable sensing ratio. Whenever communication with the external microcontroller is lost, the device enters a fail operation mode, but remains operational, controllable, and protected.

This new generation of high-side switch products family facilitates ECU design due to compatible MCU software and PCB foot prints for each device variant.

#### **Features**

- · Quad or penta high-side switches with high transient capability
- 16-bit 5.0 MHz SPI control of overcurrent profiles, channel control including PWM duty cycles, output on and off open load detections, thermal shutdown and prewarning, and fault reporting
- Output current monitoring with programmable synchronization signal and battery voltage feedback
- · Limp home mode
- · External smart power switch control
- Operating voltage is 7.0 V to 18 V with sleep current < 5.0 μA, extended mode from 6.0 V to 28 V
- -16 V reverse polarity and ground disconnect protections
- Compatible PCB foot print and SPI software driver among the family

MC07XS6517BEK; MC17XS6500BEK; MC17XS6500CEK; MC17XS6400BEK; MC17XS6400CEK

#### **High-side switches**





EK SUFFIX (PB-FREE) 98ASA00367D 54-PIN SOIC-EP EK SUFFIX (PB-FREE) 98ASA00368D AND 98ASA00894D 32-PIN SOIC-EP

### **Applications**

- · Low-voltage automotive exterior lighting
- Halogen lamps
- Incandescent bulbs
- Light-emitting diodes (LEDs)
- · HID Xenon ballasts




Figure 1. Triple 7.0 m $\Omega$  and dual 17 m $\Omega$  high-side simplified application diagram

NP

<sup>\*</sup> This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

## 1 Orderable parts

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <a href="http://www.nxp.com">http://www.nxp.com</a> and perform a part number search for the following device numbers.

Table 1. Orderable part variations

Part number	Notes	Temperature (T <sub>A</sub> )	Package	OUT1 R <sub>DS(on)</sub>	OUT2 R <sub>DS(on)</sub>	OUT3 R <sub>DS(on)</sub>	OUT4 R <sub>DS(on)</sub>	OUT5 R <sub>DS(on)</sub>	OUT6
MC07XS6517BEK			SOIC54 pins exposed pad	17 mΩ	17 mΩ	7.0 mΩ	7.0 mΩ	7.0 mΩ	Yes
MC17XS6500BEK			SOIC32 pins exposed pad	17 mΩ	Yes				
MC17XS6500CEK	(1)	-40 °C to 125 °C		17 11152	17 11152	17 11152	17 11152	17 11152	165
MC17XS6400BEK				17 mΩ	17 mΩ	17 mΩ	17 mΩ	No	Yes
MC17XS6400CEK				17 11152	17 11152	17 11152	17 11152	INO	162

#### Notes

2

<sup>1.</sup> To order parts in tape and reel, add the R2 suffix to the part number.

## **Table of Contents**

1	Orderable parts	. 2
2	Internal block diagram	. 4
3	Pin connections	. 5
	3.1 Pinout diagram	. 5
	3.2 Pin definitions	. 6
4	General product characteristics	. 8
	4.1 Relationship between ratings and operating requirements	. 8
	4.2 Maximum ratings	. 9
	4.4 Operating conditions	10
	4.5 Supply currents	11
5	General IC functional description and application information	12
	5.1 Introduction	12
	5.2 Features	12
	5.3 Block diagram	13
	5.4 Functional description	13
	5.5 Modes of operation	14
	5.6 SPI interface and configurations	16
6	Functional block requirements and behaviors	21
	6.1 Self-protected high-side switches description and application information	21
	6.2 Power supply functional block description and application information	53
	6.3 Communication interface and device control functional block description and application information	54
7	Typical applications	58
	7.1 Introduction	58
	7.2 EMC and EMI considerations	60
	7.3 Robustness considerations	60
	7.4 PCB layout recommendations	61
	7.5 Thermal information	62
8	Packaging	63
	8.1 Marking information	63
	8.2 Package mechanical dimensions	63
9	Revision history	71

## 2 Internal block diagram




Figure 2. 12XS6 simplified internal block diagram (penta/quad)

4

## 3 Pin connections

## 3.1 Pinout diagram




Figure 3. Pinout diagram for 32 pin SOIC-EP package




Figure 4. Pinout diagram for 54 pin SOIC-EP package

12XS6D1

## 3.2 Pin definitions

Table 2. 12XS6 pin definitions

Pin number	Pin number	Pin name	Pin function	Formal name	Definition
32 SOIC-EP	54 SOIC-EP (2)	Pin name	Pin lunction	Formal name	Definition
1	3	CP .	Internal supply	Charge-pump	This pin is the connection for an external capacitor for charge pump use only.
2	4	RSTB	SPI	Reset	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low-current sleep mode. This pin has a passive internal pull-down.
3	5	CSB	SPI	Chip select	This input pin is connected to a chip select output of a master microcontroller (MCU). When this digital signal is high, SPI signals are ignored. Asserting this pin low starts an SPI transaction. The transaction is indicated as completed when this signal returns to high level. This pin has a passive internal pull-up to VCC through a diode
4	6	SCLK	SPI	Serial clock	This input pin is connected to the MCU providing the required bit shift clock for SPI communication. This pin has an passive internal pull-down.
5	7	SI	SPI	Serial input	This pin is the data input of the SPI communication interface. The data at the input are sampled on the positive edge of the SCLK. This pin has a passive internal pull-down.
6	8	VCC	Power supply	MCU power supply	This pin is a power supply pin for internal logic, the SPI I/Os and the OUT6 driver.
7	9	SO	SPI	Serial output	This output pin is connected to the SPI serial data Input pin of the MCU or to the SI pin of the next device of a daisychain of devices. The SPI changes on the negative edge of SCLK. When CSB is high, this pin is high-impedance.
8	10	OUT6	Output	External solid state	This output pin controls an external smart power switch by logic level. This pin has a passive internal pull-down.
9 and 24	11 and 14	GND	Ground	Ground	These pins are the ground for the logic and analog circuitries of the device. For ESD and electrical parameter accuracy purpose, the ground pins must be shorted on the board.
10 to 11	12 to 13	OUT2	Output	Channel #2	Protected high-side power output pins to the load.
12 to 14	14 to 16	OUT4	Output	Channel #4	Protected high-side power output pins to the load.
15, 16	1, 2, 18 to 27, 53, 54	NC	N/A	Not connected	These pins are not connected. It is recommended to connect these pint to ground
17 to 18	28 to 37	OUT5	Output	Channel #5	Protected high-side power output pins to the load. This channel is not connected for the quad version 17XS6400. It is recommended to connect those pins to ground for this device.
19 to 21	39 to 41	OUT3	Output	Channel #3	Protected high-side power output pins to the load.
22 to 23	42 to 43	OUT1	Output	Channel #1	Protected high-side power output pins to the load.
25	45	CSNS	Feedback	Current sense	This pin reports an analog value proportional to the designated OUT[1:5] output current or the temperature of the exposed pad or the battery voltage. It is used externally to generate a ground-referenced voltage for the microcontroller (MCU). Current recopy and analog voltage feedbacks are SPI programmable.
26	46	CSNS SYNCB	Feedback	Current sense synchronization	This open drain output pin allows synchronizing the MCU A/D conversion. This pin requires an external pull-up resistor to VCC.
27	47	IN1	Input	Direct input #1	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During normal mode the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
28	48	IN2	Input	Direct input #2	This input wakes up the device. This input pin is used to directly control corresponding channel in fail mode. During normal mode the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.

#### 12XS6D1

Table 2. 12XS6 pin definitions (continued)

Pin number 32 SOIC-EP	Pin number 54 SOIC-EP <sup>(2)</sup>	Pin name	Pin function	Formal name	Definition
29	49	IN3	Input	Direct input #3	This input wakes up the device. This input pin is used to directly control corresponding channel in fail mode. During normal mode the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
30	50	IN4	Input	Direct input #4	This input wakes up the device. This input pin is used to directly control corresponding channel in fail mode. During normal mode the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
31	51	LIMP	Input	Limp home	The Fail mode can be activated by this digital input. This pin has a passive internal pull-down.
32	52	CLK	Input/output	Device mode feedback Reference PWM clock	This pin is an input/output pin. It is used to report the device sleep-state information. It is also used to apply reference PWM clock which is divided by 2 <sup>8</sup> in normal operating mode. This pin has a passive internal pull-down.
33	55	VBAT	Power supply	Battery power supply	This exposed pad connects to the positive power supply and is the source of operational power for the device.

#### Notes

2. Pins 17 and 38 are omitted.

## 4 General product characteristics


**Probable** 

permanent failure

## 4.1 Relationship between ratings and operating requirements

The analog portion of device is supplied by the voltage applied to the VBAT exposed pad. Thereby the supply of internal circuitry (logic in case of a  $V_{CC}$  disconnect, charge pump, gate drive,...) is derived from the VBAT pin. In case of a reverse battery:

- the internal supply rail is protected (max. -16 V)
- the output drivers (OUT1:OUT4/5) are switched on, to reduce the power consumption in the drivers when using incandescent bulbs



Handling conditions (power off)

standard practices

Correct operation

Figure 5. Ratings vs. operating requirements (VBAT pin)

The device's digital circuitry is powered by the voltage applied to the VCC pin. If VCC is disconnected, the logic part is supplied by the VBAT pin. The output driver for SPI signals, CLK pin (wake feedback), and OUT6 are supplied by the VCC pin only. This pin must be protected externally in case of a reverse polarity, and in case of a high-voltage disturbance.



Operating range

**Probable** 

permanent failure

Figure 6. Ratings vs. operating requirements (VCC pin)

8

## 4.2 Maximum ratings

#### Table 3. Maximum ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min.	Max.	Unit	Notes
Electrical ratings	8	· ·			
V <sub>BAT</sub>	VBAT voltage range	-16	40	V	
V <sub>CC</sub>	VCC logic supply voltage	-0.3	7.0	V	
V <sub>IN</sub>	Digital input voltage IN1:IN4 and LIMP CLK, SI, SCLK, CSB, and RSTB	-0.3 -0.3	40 20	V	(3)
V <sub>OUT</sub>	Digital output voltage • SO, CSNS, SYNC, OUT6, CLK	-0.3	20	V	(3)
I <sub>CL</sub>	Negative digital input clamp current	-	5.0	mA	(4)
I <sub>OUT</sub>	Power channel current • 7.0 m $\Omega$ channel • 17 m $\Omega$ channel	_ _	11 5.5	А	(5)
E <sub>CL</sub>	Power channel clamp energy capability $ * 7.0 \text{ m}\Omega \text{ channel - Initial } T_J = 25 \text{ °C} $ $ * 7.0 \text{ m}\Omega \text{ channel - Initial } T_J = 150 \text{ °C} $ $ * 17 \text{ m}\Omega \text{ channel - Initial } T_J = 25 \text{ °C} $ $ * 17 \text{ m}\Omega \text{ channel - Initial } T_J = 150 \text{ °C} $	- - - -	200 100 100 50	mJ	(6)
V <sub>ESD</sub>	ESD voltage  • Human body model (HBM) - VBAT, power channel, and GND pins  • Human body model (HBM) - all other pins  • Charge device model (CDM) - corner pins  • Charge device model (CDM) - all other pins	-8000 -2000 -750 -500	+8000 +2000 +750 +500	V	(7)

#### Notes

- 3. Exceeding voltage limits on those pins may cause a malfunction or permanent damage to the device.
- 4. Maximum current in negative clamping for IN1:IN4, LIMP, RSTB, CLK, SI, SO, SCLK, and CSB pins.
- 5. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.
- 6. Active clamp energy using single-pulse method (L = 2.0 mH,  $R_L$  = 0  $\Omega$ ,  $V_{BAT}$  = 14 V). Refer to Output clamps on page 38 section.
- 7. ESD testing is performed in accordance with the human body model (HBM) ( $C_{ZAP} = 100 \text{ pF}$ ,  $R_{ZAP} = 1500 \Omega$ ), and the charge device model.

## 4.3 Thermal characteristics

#### Table 4. Thermal ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min.	Max.	Unit	Notes
nermal ratings		1	I		
T <sub>A</sub> T <sub>J</sub>	Operating temperature	-40 -40	+125 +150	°C	
T <sub>STG</sub>	Storage temperature	-55	+ 150	°C	
T <sub>PPRT</sub>	Peak package reflow temperature during reflow	-	260	°C	(8) (9)
ermal resistar	nce and package dissipation ratings	<u> </u>			
$R_{\Theta JB}$	Junction-to-board	_	2.5	°C/W	(10)
$R_{\ThetaJA}$	Junction-to-ambient, natural convection, four-layer board (2s2p) • R <sub>ΘJA</sub> - 54 SOIC-EP • R <sub>ΘJA</sub> - 32 SOIC-EP		17.4 19.4	°C/W	(11) (12)
$R_{\Theta JC}$	Junction-to-case (case top surface)	_	10.6	°C/W	(13)

#### Notes

- 8. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 9. NXP's package reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For peak package reflow temperature and moisture sensitivity levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.
- 10. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 11. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 12. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 13. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

## 4.4 Operating conditions

This section describes the operating conditions of the device. Conditions apply to all the following data, unless otherwise noted.

#### Table 5. Operating conditions

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Min.	Max.	Unit	Notes
	Functional operating supply voltage - Device is fully functional. All features are operating.	7.0	18	V	
$V_{BAT}$	Overvoltage range	_ _	28 40	V	
	Reverse battery	-16	_	V	
V <sub>CC</sub>	Functional operating supply voltage - Device is fully functional. All features are operating.	4.5	5.5	V	

#### 12XS6D1

## 4.5 Supply currents

This section describes the current consumption characteristics of the device.

#### Table 6. Supply currents

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Ratings	Min.	Тур.	Max.	Unit	Notes
VBAT current co	onsumptionS		1			
	Sleep mode measured at V <sub>PWR</sub> = 12 V					
I <sub>QVBAT</sub>	• T <sub>A</sub> = 25 °C	_	1.2	5.0	μA	(14) (15)
	• T <sub>A</sub> = 125 °C	_	10	30		
I <sub>VBAT</sub>	Operating mode measured at V <sub>PWR</sub> = 18 V	_	7.0	8.0	mA	(15)
VCC current cor	nsumptionS		•	•	•	•
I <sub>QVCC</sub>	Sleep mode measured at V <sub>CC</sub> = 5.5 V	_	0.05	5.0	μA	
I <sub>VCC</sub>	Operating mode measured at V <sub>PWR</sub> = 5.5 V (SPI frequency 5.0 MHz)	-	2.8	4.0	mA	

#### Notes

- 14. With the OUT1:OUT4/5 power channels grounded.
- 15. With the OUT1:OUT4/5 power channels opened.

# 5 General IC functional description and application information

## 5.1 Introduction

The 12XS6 is the latest achievement in automotive drivers for all types of centralized automotive lighting applications. It is an evolution of the successful 12XS3 by providing improved features of a complete family of devices using NXP's latest and unique technologies for the controller and the power stages.

It consists of a scalable family of devices with different  $R_{DS(on)}$  and different number of outputs, compatible in terms of software driver and package footprint. It allows diagnosing the light-emitting diodes (LEDs) with an enhanced current sense precision with synchronization pin. It combines flexibility through daisy chainable SPI 5.0 MHz, extended digital and analog feedbacks, safety, and robustness. It integrates an enhanced PWM module with 8-bit duty cycle capability and PWM frequency prescaler per power channel.

## 5.2 Features

The main attributes of the 12XS6 are:

- · Dual, triple, quad, or penta high-side switches with overload, overtemperature, and undervoltage protection
- · Control output for one external smart power switch
- · 16-bit SPI communication interface with daisy chain capability
- · Dedicated control inputs for use in fail mode
- · Analog feedback pin with SPI programmable multiplexer and sync signal
- Channel diagnosis by SPI communication
- · Advanced current sense mode for LED usage
- Synchronous PWM module with external clock, prescaler and multiphase feature
- · Excellent EMC behavior
- · Power net and reverse polarity protection
- · Ultra low-power mode
- · Scalable and flexible family concept
- · Board layout compatible SOIC54 and SOIC32 package with exposed pad

## 5.3 Block diagram

The choice of multi-die technology in an SOIC exposed pad package, including a low cost vertical trench FET power die associated with smart power control die, lead to an optimized solution.




Figure 7. Functional block diagram

## 5.3.1 Self-protected high-side switches

OUT1: OUT4/5 are the output pins of the power switches. The power channels are protected against various kinds of short-circuits, and have active clamp circuitry which may be activated when switching off inductive loads. Many protective and diagnostic functions are available.

## 5.3.2 Power supply

The device operates with supply voltages from 5.5 V to 40 V ( $V_{BAT}$ ), but is full spec. compliant only between 7.0 V and 18 V. The VBAT pin supplies power to the internal regulator, analog, and logic circuit blocks. The VCC pin (5.0 V typ.) supplies the output register of the serial peripheral interface (SPI). Consequently, the SPI registers cannot be read without presence of  $V_{CC}$ . The employed IC architecture guarantees a low quiescent current in sleep mode.

## 5.3.3 MCU interface and device control

In normal mode the power output channels are controlled by the embedded PWM module, which is configured by the SPI register settings. For bidirectional SPI communication,  $V_{CC}$  has to be in the authorized range. Failure diagnostics and configuration are also performed through the SPI port. The reported failure types are: open load, short-circuit to battery, severe short-circuit to ground, overcurrent, overtemperature, clock-fail, and under and overvoltage. The device allows driving loads at different frequencies up to 400 Hz.

## 5.4 Functional description

The device has four fundamental operating modes: sleep, normal, fail, and power off. It possesses multiple high-side switches (power channels) each of which can be controlled independently:

- In normal mode by SPI interface. A second supply voltage (V<sub>CC</sub>) is required for bidirectional SPI communication
- In fail mode by the corresponding direct inputs IN1:IN4. The OUT5 for the penta version and the OUT6 are off in this mode

12XS6D1

## 5.5 Modes of operation

The operating modes are based on the signals:

- wake = (IN1 ON) OR (IN2 ON) OR (IN3 ON) OR (IN4 ON) OR (RSTB). More details in the Logic I/O plausibility check section
- fail = (SPI fail) OR (LIMP). More details in the Loss of communication interface section

The following chapters provide information for a five output device. (do not consider OUT5 for the guad version.)




Figure 8. General IC operating modes

#### 5.5.1 Power off mode

The power off mode is applied when  $V_{BAT}$  and  $V_{CC}$  are below the power on reset threshold ( $V_{BAT\ POR}$ ,  $V_{CC\ POR}$ ). No functionality is available, but the device is protected by the clamping circuits In power off. Refer to Supply voltages disconnection.

## 5.5.2 Sleep mode

The sleep mode is used to provide ultra low-current consumption. During sleep mode:

- the component is inactive and all outputs are disabled
- · the outputs are protected by the clamping circuits
- · the pull-up/pull-down resistors are present

Sleep mode is the default mode of the device after applying the supply voltages ( $V_{BAT}$  or  $V_{CC}$ ) prior to any wake-up condition (wake = [0]). Wake-up from sleep mode is provided by the wake signal.

### 5.5.3 Normal mode

The normal mode is the regular operating mode of the device. The device is in normal mode, when the device is in the wake state (wake = [1]) and no fail condition (fail = [0]) is detected.

During normal mode:

- · the power outputs are under control of the SPI
- · the power outputs are controlled by the programmable PWM module
- the power outputs are protected by the overload protection circuit
- the control of the power outputs by SPI programming
- the digital diagnostic feature transfers status of the smart switch via the SPI
- the analog feedback output (CSNS and CSNS SYNC) can be controlled by the SPI

#### 12XS6D1

The channel control (CHx) can be summarized:

- . CH1:4 controlled by ONx or iINx (if it is programmed by the SPI)
- · CH5:6 controlled by ONx
- Rising CHx by definition means starting overcurrent window for OUT1:5

#### 5.5.4 Fail mode

The device enters the fail mode, when:

- the LIMP input pin is high (logic [1])
- · or a SPI failure is detected

During fail mode (wake = [1] & fail = [1]):

- the OUT1:OUT4 outputs are directly controlled by the corresponding control inputs (IN1:IN4)
- · the OUT5:OUT6 are turned off
- · the PWM module is not available
- · while no SPI control is feasible, the SPI diagnosis is functional (depending on the fail mode condition):
  - · SO reports the content of SO register defined by SOA0 to three bits
- · the outputs are fully protected in case of an overload, overtemperature, and undervoltage
- · no analog feedback is available
- · the max. output overcurrent profile is activated (OCLO and window times)
- · in case of an overload condition or undervoltage, the autorestart feature controls the OUT1:OUT4 outputs
- in case of an overtemperature condition, OCHI1 detection, or severe short-circuit detection, the corresponding output is latched OFF until a new wake-up event

The channel control (CHx) can be summarized:

- CH1:4 controlled by iINx, while the overcurrent windows are controlled by IN ONx
- · CH5:6 are off

#### 5.5.5 Mode transitions

After a wake-up:

- a power on reset is applied and all SPI SI and SO registers are cleared (logic[0])
- the faults are blanked during  $t_{\mbox{\footnotesize BLANKING}}$

The device enters in normal mode after start-up if following sequence is provided:

- V<sub>BAT</sub> and V<sub>CC</sub> power supplies must be above their undervoltage thresholds (sleep mode)
- generate wake-up event (wake =1) setting RSTB from 0 to 1

The device initialization is completed after 50  $\mu$ sec (typ). During this time, the device is robust in case  $V_{BAT}$  interrupts higher than 150 nsec. The transition from "normal mode" to "fail mode" is executed immediately when a fail condition is detected. During the transition, the SPI SI settings are cleared and the SPI SO registers are not cleared.

When the fail mode condition is a:

- · LIMP input, WD toggle timeout, WD toggle sequence, or a SPI modulo 16 error, the SPI diagnosis is available during fail mode
- SI/SO stuck to static level, the SPI diagnosis is not available during fail mode

The transition from "fail mode" to "normal mode" is enabled when:

- · the fail condition is removed and
- two SPI commands are sent within a valid watchdog cycle (first WD=[0] and then WD=[1])

During this transition:

- all SPI SI and SO registers are cleared (logic[0])
- the DSF (device status flag) in the registers #1:#7 and the RCF (register clear flag) in the device status register #1 are set (logic[1])

To delatch the RCF diagnosis, a read command of the quick status register #1 must be performed.

12XS6D1

## 5.6 SPI interface and configurations

### 5.6.1 Introduction

The SPI is used to:

- · control the device in case of normal mode
- · provide diagnostics in case of normal and fail mode

The SPI is a 16-bit full-duplex synchronous data transfer interface with daisy chain capability.

The interface consists of four I/O lines with 5.0 V CMOS logic levels and termination resistors:

- The SCLK pin clocks the internal shift registers of the device
- · The SI pin accepts data into the input shift register on the rising edge of the SCLK signal
- · The SO pin changes its state on the rising edge of SCLK and reads out on the falling edge
- · The CSB enables the SPI interface:
  - · with the leading edge of CSB, the registers loads
  - while CSB is logic [0], SI/SO data shifts
  - · with the trailing edge of the CSB signal, SPI data latches into the internal registers
  - · when CSB is logic [1], the signals at the SCLK and SI pins are ignored and SO is high-impedance

When the RSTB input is:

- low (logic [0]), the SPI and the fault registers are reset. The wake state then depends on the status of the input pins (IN\_ON1:IN\_ON4)
- high (logic[1]), the device is in wake status and the SPI is enabled

The functionality of the SPI is checked by a plausibility check. During a SPI failure, the device enters fail mode.

## 5.6.2 SPI input register and bit descriptions

The first nibble of the 16-bit data word (D15:D12) serves as address bits.

Register		s	l addres	ss		SI data											
rtogistei	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
name	8		4-Bit a	ddress		WD	D 11-Bit address										

<sup>11</sup> bits (D10:D1) are used as data bits.

The D11 bit is the WD toggle bit. This bit has to be toggled with each write command.

When the toggling of the bit is not executed within the WD timeout, a SPI fail is detected.

All register values are logic [0] after a reset. The predefined value is off/inactive unless otherwise noted.

Register		SI	addre	SS							SI	data					
	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Initialisation 1	0	0	0	0	0	WD	WD SEL	SYNC EN1	SYNC EN0	MUX2	MUX1	MUX0	SOA MODE	SOA3	SOA2	SOA1	SOA0
initialisation 2	1	0	0	0	1	WD	OCHI THERMAL	OCHI TRANSIENT	NO HID1	NO HID0	OCHI OD5	OCHI OD4	OCHI OD3	OCHI OD2	OCHI OD1	PWM sync	OTW SEL
CH1 control	2	0	0	1	0	WD	PH11	PH01	ON1	PWM71	PWM61	PWM51	PWM41	PWM31	PWM21	PWM11	PWM01
CH2 control	3	0	0	1	1	WD	PH12	PH02	ON2	PWM72	PWM62	PWM52	PWM42	PWM32	PWM22	PWM12	PWM02
CH3 control	4	0	1	0	0	WD	PH13	PH03	ON3	PWM73	PWM63	PWM53	PWM43	PWM33	PWM23	PWM13	PWM03
CH4 control	5	0	1	0	1	WD	PH14	PH04	ON4	PWM74	PWM64	PWM54	PWM44	PWM34	PWM24	PWM14	PWM04
CH5 control	6	0	1	1	0	WD	PH15	PH05	ON5	PWM75	PWM65	PWM55	PWM45	PWM35	PWM25	PWM15	PWM05
CH6 control	7	0	1	1	1	WD	PH16	PH06	ON6	PWM76	PWM66	PWM56	PWM46	PWM36	PWM26	PWM16	PWM06
output control	8	1	0	0	0	WD	PSF5	PSF4	PSF3	PSF2	PSF1	ON6	ON5	ON4	ON3	ON2	ON1
Global PWM	9-1	1	0	0	1	WD	0	Х	х	х	Х	GPWM EN6	GPWM EN5	GPWM EN4	GPWM EN3	GPWM EN2	GPWM EN1
control	9-2	1	0	0	1	WD	1	Х	Х	GPWM7	GPWM6	GPWM5	GPWM4	GPWM3	GPWM2	GPWM1	GPWM0
over current	10-1	1	0	1	0	WD	0	OCLO5	OCLO4	OCLO3	OCLO2	OCLO1	ACM EN5	ACM EN4	ACM EN3	ACM EN2	ACM EN1
control	10-2	1	0	1	0	WD	1	NO OCHI5	NO OCHI4	NO OCHI3	NO OCHI2	NO OCHI1	SHORT OCHI5	SHORT OCHI4	SHORT OCHI3	SHORT OCHI2	SHORT OCHI1
input enable	11	1	0	1	1	WD	0	Х	х	INEN14	INEN04	INEN13	INEN03	INEN12	INEN02	INEN11	INEN01
prescaler	12-1	1	1	0	0	WD	0	PRS15	PRS05	PRS14	PRS04	PRS13	PRS03	PRS12	PRS02	PRS11	PRS01
settings	12-2	1	1	0	0	WD	1	Х	х	x	Х	х	х	х	x	PRS16	PRS06
OL control	13-1	1	1	0	1	WD	0	OLON DGL5	OLON DGL4	OLON DGL3	OLON DGL2	OLON DGL1	OLOFF EN5	OLOFF EN4	OLOFF EN3	OLOFF EN2	OLOFF EN1
OLLED control	13-2	1	1	0	1	WD	1	res	res	res	res	OLLED TRIG	OLLED EN5	OLLED EN4	OLLED EN3	OLLED EN2	OLLED EN1
increment / decrement	14	1	1	1	0	WD	INCR SGN	INCR15	INCR05	INCR14	INCR04	INCR13	INCR03	INCR12	INCR02	INCR11	INCR01
testmode	15	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

	WD	#0~#11	= watchdog toggle bit	#0	MUX2	MUX1	MUX0	CSNS				
	SOA0 ~ SOA3	#0	= address of next SO data word	πυ	0	0	0	off				
		#0			0	0	1	OUT1 cu				
_	SOA MODE		= single read address of next SO data word			-						
	MUX0 ~ MUX2	#0	= CSNS multiplexer setting		0	1	0	OUT2 cu				
SYNC EN	0~ SYNC EN1	#0	= SYNC delay setting		0	1	1	OUT3 cu				
	WD SEL	#0	= watchdog timeout select		1	0	0	OUT4 cu				
	OTW SEL	#1	= over temperature warning threshold selection		1	0	1	OUT5 cu				
	PWM SYNC	#1	= reset clock module		1	1	0	VBAT mo				
	OCHI ODx	#1	= OCHI window on load demand		1	1	1	control di		nonitor		
	NO HIDx	#1	= HID outputs selection	#0		SYNC	SYNC	Sync sta	tus			
	HI THERMAL	#1	= OCHI1 level depending on control die temperature			EN1	EN0					
	II TRANSIENT	#1	= OCHIx levels adjusted during OFF-to-ON transition			0	0	sync off				
	M0x ~ PWM7x		= PWM value (8Bit)			0	1	valid				
	PH0x ~ PH1x		= phase control			1	0	trig0				
		#2~#8	= channel on/off incl. OCHI control			1	1	trig1/2				
	PSFx	#8 #9-1	= pulse skipping feature for power output channels	40 47		PH 1x	PH 0x	Phase				
0.014	GPWM ENx M1 ~ GPWM7	#9-1 #9-2	= global PWM enable = global PWM value (8Bit)	#2~#7		0	O O	0°				
GPW	ACM ENX	#9-2 #10-1	= global PWM value (8Bit) = advanced current sense mode enable			0	1	90°				
	OCLOx	#10-1	= OCLO level control			1	0	90 180°				
	HORT OCHIX	#10-1	= use short OCHI window time			1	1	270°				
3	NO OCHIX		= start with OCLO threshold	#11		•		CDIAM	//	lx=0	IN	x=1
INE	NOx ~ INEN1x	#10-2	= input enable control	#11	ONx	INEN1x	INEN0x	ENx	OUTx	PWMx	OUTx	PWMx
	RS0x ~ PRS1x	#12	= pre scaler setting		0	х	х	X	OFF	X	OFF	X
					•							
	OLOFF ENX	#13-1	= OL load in off state enable					0	ON	individual	ON	individual
	OLOFF ENX OLON DGLx		= OL load in off state enable = OL ON dealitch time			0	0	0 1	ON ON		ON ON	
	OLOFF ENX OLON DGLX OLLED ENX		= OL load in off state enable = OL ON deglitch time = OL LED mode enable							individual global individual		individual global individual
	OLON DGLx	#13-1 #13-2	= OL ON deglitch time		4	0	0	1	ON	global	ON	global
	OLON DGLx OLLED ENx	#13-1 #13-2	= OL ON deglitch time = OL LED mode enable		1	0	1	1	ON OFF	global individual	ON ON	global individual
	OLON DGLx OLLED ENx OLLED TRIG	#13-1 #13-2 #13-2	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detetcion in 100% d.c.		1			1 0 1	ON OFF OFF	global individual global	ON ON ON	global individual global
	OLON DGLx OLLED ENX OLLED TRIG INCR SGN	#13-1 #13-2 #13-2 #14	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detetcion in 100% d.c. = PWM increment / decrement sign		1	0	1	1 0 1 0	ON OFF OFF	global individual global individual	ON ON ON	global individual global individual
	OLON DGLx OLLED ENX OLLED TRIG INCR SGN	#13-1 #13-2 #13-2 #14	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detetcion in 100% d.c. = PWM increment / decrement sign		1	0 1 1	1 0 1	1 0 1 0 1 0 1	ON OFF OFF OFF ON ON	global individual global individual global	ON ON ON ON	global individual global individual global
INCF	OLON DGLx OLLED ENx OLLED TRIG INCR SGN R0x ~ INCR1x	#13-1 #13-2 #13-2 #14 #14	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting	#12	1	0 1 1	1 0 1	1 0 1 0 1 0	ON OFF OFF OFF OFF ON ON	global individual global individual global individual global	ON ON ON ON ON	global individual global individual global global
	OLON DGLx OLLED ENx OLLED TRIG INCR SGN R0x ~ INCR1x	#13-1 #13-2 #13-2 #14 #14	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection	#12	1	0 1 1 PRS 1x	1 0 1 PRS 0x	1 0 1 0 1 0 1 0 1 PRS divi	ON OFF OFF OFF ON ON der 25Hz	global individual global individual global individual global	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN ROX ~ INCR1X NO HID1	#13-1 #13-2 #13-2 #14 #14 #14	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting	#12	1	0 1 1 PRS 1x	1 0 1 PRS 0x	1 0 1 0 1 0 1 0 1 <b>PRS divi</b>	ON OFF OFF OFF ON ON der 25Hz	global individual global individual global individual global 100Hz 200Hz	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x  NO HID1 0 0	#13-1 #13-2 #13-2 #14 #14 *10 *********************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only		1	0 1 1 PRS 1x 0 0 1	1 0 1 PRS 0x 0 1 x	1 0 1 0 1 0 1 <b>PRS divi</b> /4 /2 /1	ON OFF OFF OFF ON ON der 25Hz 50Hz	global individual global individual global individual global 100Hz 200Hz 400Hz	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x NO HID1 0 0 1	#13-1 #13-2 #13-2 #14 #14 *******************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only available for channel 3 only	#12 #14	1	0 1 1 1 PRS 1x 0 0 1 INCR	1 0 1 PRS 0x 0 1 x	1 0 1 0 1 0 1 PRS divi /4 /2 /1	ON OFF OFF OFF ON ON der 25Hz 50Hz	global individual global individual global individual global 100Hz 200Hz 400Hz	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x  NO HID1 0 0	#13-1 #13-2 #13-2 #14 #14 *10 *********************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only		1	0 1 1 1 PRS 1x 0 0 1 INCR	1 0 1 PRS 0x 0 1 x SGN	1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 PRS divi	ON OFF OFF OFF ON ON der 25Hz 50Hz 100Hz at/decrere	global individual global individual global individual global individual global 100Hz 200Hz400Hz ment	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x NO HID1 0 0 1	#13-1 #13-2 #13-2 #14 #14 *******************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only available for channel 3 only	#14	1	0 1 1 PRS 1x 0 0 1 INCR	1 0 1 PRS 0x 0 1 x 2 SGN 0 1	1 0 1 0 1 0 1 1 PRS divi /4 /2 /1 increment	ON OFF OFF OFF ON ON der 25Hz 100Hz 1t/decreus	global individual global individual global individual global 100Hz 200Hz 400Hz ment nt	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x NO HID1 0 0 1	#13-1 #13-2 #13-2 #14 #14 *******************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only available for channel 3 only		1	0 1 1 PRS 1x 0 0 1 INCR	1 0 1 PRS 0x 0 1 1 x SGN 0 1 INCR 0x	1 0 1 0 1 0 1 PRS divi /4 /2 /1 incremen	ON OFF OFF OFF ON ON der 25Hz 100Hz 1t/decreme decremee incremen	global individual global individual global individual global 100Hz 200Hz 400Hz ment nt	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x NO HID1 0 0 1	#13-1 #13-2 #13-2 #14 #14 *******************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only available for channel 3 only	#14	1	0 1 1 PRS 1x 0 0 1 INCR 1x 0	1 0 1 PRS 0x 0 1 1 2 SGN 0 1 1 INCR 0x 0	1 0 1 0 1 0 1 1 PRS divi /4 /2 /1 increment	ON OFF OFF OFF ON ON der 25Hz 50Hz 100Hz t/decree int/decree int/decree	global individual global individual global individual global 100Hz 200Hz 400Hz ment nt	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x NO HID1 0 0 1	#13-1 #13-2 #13-2 #14 #14 *******************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only available for channel 3 only	#14	1	0 1 1 PRS 1x 0 0 1 INCR 1x 0 0	1 0 1 PRS 0x 0 1 x 2 SGN 0 1 INCR 0x 0 1	1 0 1 0 1 0 1 PRS divi /4 /2 /1 incremen	ON OFF OFF OFF ON ON der 25Hz 50Hz 100Hz t/decree decremen int/decree tent/decree	global individual global individual global individual global 100Hz 200Hz 400Hz ment nt	ON ON ON ON ON	global individual global individual global global
INCF	OLON DGLx OLLED ENX OLLED TRIG INCR SGN R0x ~ INCR1x NO HID1 0 0 1	#13-1 #13-2 #13-2 #14 #14 *******************************	= OL ON deglitch time = OL LED mode enable = trigger for OLLED detection in 100% d.c. = PWM increment / decrement sign = PWM increment / decrement setting  HID Selection available for all channels available for channel 3 only available for channel 3 only	#14	1	0 1 1 PRS 1x 0 0 1 INCR 1x 0	1 0 1 PRS 0x 0 1 1 2 SGN 0 1 1 INCR 0x 0	1 0 1 0 1 0 1 PRS divi /4 /2 /1 incremen	ON OFF OFF OFF ON ON der 25Hz 50Hz 100Hz t/decree int/decree int/decree	global individual global individual global individual global individual global 100Hz 200Hz 400Hz ment the ment	ON ON ON ON ON	global individual global individual global global

12XS6D1

## 5.6.3 SPI output register and bit descriptions

The first nibble of the 16-bit data word (D12:D15) serves as address bits. All register values are logic [0] after a reset, except DSF and RCF bits. The predefined value is off/inactive unless otherwise noted.

Register		so	addre	ess							so	data					
	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
not used	0	0	0	0	0	X	X	X	X	X	Χ	X	X	X	X	X	X
quick status	1	0	0	0	1	FM	DSF	OVLF	OLF	CPF	RCF	CLKF	QSF5	QSF4	QSF3	QSF2	QSF1
CH1 status	2	0	0	1	0	FM	DSF	OVLF	OLF	res	OTS1	OTW1	OC21	OC11	OC01	OLON1	OLOFF1
CH2 status	3	0	0	1	1	FM	DSF	OVLF	OLF	res	OTS2	OTW2	OC22	OC12	OC02	OLON2	OLOFF2
CH3 status	4	0	1	0	0	FM	DSF	OVLF	OLF	res	OTS3	OTW3	OC23	OC13	OC03	OLON3	OLOFF3
CH4 status	5	0	1	0	1	FM	DSF	OVLF	OLF	res	OTS4	OTW4	OC24	OC14	OC04	OLON4	OLOFF4
CH5 status	6	0	1	1	0	FM	DSF	OVLF	OLF	res	OTS5	OTW5	OC25	OC15	OC05	OLON5	OLOFF5
device status	7	0	1	1	1	FM	DSF	OVLF	OLF	res	res	res	TMF	OVF	UVF	SPIF	iLIMP
I/O status	8	1	0	0	0	FM	res	TOGGLE	ilN4	ilN3	ilN2	ilN1	OUT5	OUT4	OUT3	OUT2	OUT1
device ID	9	1	0	0	1	FM	UVF	res	res	DEVID 7	DEVID 6	DEVID 5	DEVID 4	DEVID 3	DEVID 2	DEVID 1	DEVID 0
not used	10	1	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X
not used	11	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X
not used	12	1	1	0	0	Χ	X	X	X	X	X	X	Χ	X	X	X	X
not used	13	1	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X
not used	14	1	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X
testmode	15	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X

QSFx	#1	= quick status (OC or OTW or OTS or OLON or OLOFF)	#2~#6	OC2x	O C1x	OC0x	over current status
CLKF	#1	= PWM clock fail flag		0	0	0	no overcurrent
RCF	#1	= register clearflag		0	0	1	OCHII
CPF	#1	= charge pump flag		0	1	0	OCHE
OLF	#1 ~#7	= op en lo ad flag (wired or of all OL signals)		0	1	1	OCHB
OVLF	#1 ~#7	= ov er load flag (wired or of all OC and OTS signals)		1	0	0	OCLO
DSF	#1 ~#7	= de vic e status flag (UVF or OVF or CPF or RCF or CLKF or TMF)		1	0	1	OCHIOD
FM	#1 ~#8	= fail m ode flag		1	1	0	SSC
OLOFFx	#2~#6	= open load in off state status bit		1	1	1	not used
OLONx	#2~#6	= open load in on state status bit	#9	DEVID2	DEV ID1	DEVID0	device type
OTWx	#2~#6	= ov er temperature warning bit		0	0	0	Penta3/2
OTSx	#2~#6	= ov er temperature shutdown bit		0	0	1	Penta0/5
iLIM P	#7	= status of LIM P input after deglitcher (reported in realtime)		0	1	0	Quad2/2
SPIF	#7	= SPI fa il flag		0	1	1	Quad0/4
UVF	#7	= un der v oltag e fla g		1	0	0	Triple1/2
OVF	#7	= ov er vo lta ge flag		1	0	1	Trip le0/3
TMF	#7	= testmode activation flag		1	1	0	res
OUTx	#8	= status of VB AT/2 comparator (reported in real time)		1	1	1	res
ilNx	#8	= status of INx p in after de glitcher (reported in real time)					
TOGGLE	#8	= status of INx_ON s ign als (IN1_O N or IN2_ON or IN3_ON or IN4_ON)					
DEVIDO ~ DE VID2	#9	= de vic e ty pe					
DEVID3 ~ DE VID4	#9	= de vic e fa mil y					
DEVID5 ~ DE VID7	#9	= de sig n status (incremented number)					

## 5.6.4 Timing diagrams




Figure 9. Timing requirements during SPI communication




Figure 10. Timing diagram for serial output (SO) data communication

## 5.6.5 Electrical characterization

#### Table 7. Electrical characteristics

Characteristics noted under conditions 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
I signals CSB,	SI, SO, SCLK, SO					
f <sub>SPI</sub>	SPI clock frequency	0.5	-	5.0	MHz	
$V_{IH}$	Logic input high state level (SI, SCLK, CSB, RSTB)	3.5	-	_	V	
V <sub>IH(WAKE)</sub>	Logic input high state level for wake-up (RSTB)	3.75	-	_	V	
V <sub>IL</sub>	Logic input low state level (SI, SCLK, CSB, RSTB)	-	-	0.85	V	
V <sub>OH</sub>	Logic output high state level (SO)	VCC - 0.4	-	_	V	
V <sub>OL</sub>	Logic output low state level (SO)	-	-	0.4	V	
I <sub>IN</sub>	Logic input leakage current in inactive state (SI = SCLK = RSTB = [0] and CSB = [1])	-0.5	-	+0.5	μΑ	
I <sub>OUT</sub>	Logic output tri-state leakage current (SO from 0 V to V <sub>CC</sub> )	-10	_	+1.0	μΑ	
R <sub>PULL</sub>	Logic input pull-up/pull-down resistor	25	_	100	kΩ	
C <sub>IN</sub>	Logic input capacitance	-	_	20	pF	(16)
t <sub>RST_DGL</sub>	RSTB deglitch time	7.5	10	12.5	μs	
t <sub>SO</sub>	SO rising and falling edges with 80 pF	-	_	20	ns	
t <sub>WCLKh</sub>	Required high state duration of SCLK (required setup time)	80	_	_	ns	
t <sub>WCLKI</sub>	Required low state duration of SCLK (required setup time)	80	_	_	ns	
t <sub>CS</sub>	Required duration from the rising to the falling edge of CSB (required setup time)	1.0	-	-	μs	
t <sub>RST</sub>	Required low state duration for reset RSTB	1.0	_	_	μs	
t <sub>LEAD</sub>	Falling edge of CSB to rising edge of SCLK (required setup time)	320	_	_	ns	
t <sub>LAG</sub>	Falling edge of SCLK to rising edge of CSB (required setup lag time)	100	_	_	ns	
t <sub>SI(SU)</sub>	SI to falling edge of SCLK (required setup time)	20	_	_	ns	
t <sub>SI(H)</sub>	Falling edge of SCLK to SI (required hold time of the SI signal)	20	_	_	ns	
t <sub>RSI</sub>	SI, CSB, SCLK, Max. rise time allowing operation at maximum f <sub>SPI</sub>	-	20	50	ns	
t <sub>FSI</sub>	SI, CSB, SCLK, Max. fall time allowing operation at maximum f <sub>SPI</sub>	-	20	50	ns	
t <sub>SO(EN)</sub>	Time from falling edge of CSB to reach low-impedance on SO (access time)	_	-	60	ns	
t <sub>SO(DIS)</sub>	Time from Rising Edge of CSB to Reach Tri-state on SO	_	_	60	ns	

#### Notes

<sup>16.</sup> Parameter is derived from simulations.

## 6 Functional block requirements and behaviors

## 6.1 Self-protected high-side switches description and application information

### 6.1.1 Features

Up to five power outputs are foreseen to drive automotive light applications. The outputs are optimized for driving automotive bulbs, but also HID ballasts, LEDs, and other primarily resistive loads. The smart switches are controlled by use of high sophisticated gate drivers. The gate drivers provide:

- · output pulse shaping
- · output protections
- · active clamps
- · output diagnostics

## 6.1.2 Output pulse shaping

The outputs are controlled with a closed loop active pulse shaping to provide the best compromise between:

- · low switching losses
- · low EMC emission performance
- · minimum propagation delay time

Depending on the programming of the prescaler setting register #12-1, #12-2, the switching speeds of the outputs are adjusted to the output frequency range of each channel. The edge shaping must be designed according the following table:

divider	PWM freq. (Hz)		PWM period (ms)		d.c. ran	ge (hex)	d.c. rang	min. on/off duty cycle	
factor	min.	max.	min.	max.	min.	max.	min.	max	time (µs)
4	25	100	10	40	03	FB	4	252	156
2	50	200	5	20	07	F7	8	248	156
1	100	400	2.5	10	07	F7	8	248	78

The edge shaping provides full symmetry for rising and falling transition:

- the slopes for the rising and falling edge are matched to provide the best EMC emission performance
- the shaping of the upper edges and the lower edges are matched to provide the best EMC emission performance
- the propagation delay time for the rising edge and the falling edge is matched to provide true duty cycle control of the output duty cycle error, ≤ 1 LSB at max. frequency
- a digital regulation loop is used to minimize the duty cycle error of the output signal




Figure 11. Typical power output switching (slow and fast slew rate)

## 6.1.2.1 SPI control and configuration

For optimized control of the outputs, a synchronous clock module is integrated. The PWM frequency and output timing during normal mode are generated from the clock input (CLK) by the integrated PWM module. In case of clock fail (very low frequency, very high frequency), the output duty cycle is 100 %.

Each output (OUT1:OUT6) can be controlled by an individual channel control register:

Register	SI address					SI data											
Register	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CHx control	2-7		channel	address	;	WD	PH1x	PH0x	Onx	PWM7 x	PWM6 x	PWM5 x	PWM4 x	PWM3 x	PWM2 x	PWM1 x	PWM0 x

#### Where:

- PH0x:PH1x: phase assignment of the output channel x
- ONx: on/off control including overcurrent window control of the output channel x
- PWM0x:PWM7x: 8-bit PWM value individually for each output channel x

The ONx bits are duplicated in the output control register #8 to control the outputs with either the CHx control register or the output control register. The PRS1x:PRS0x prescaler settings can be set in the prescaler settings register #12-1 and #12-2. The following changes of the duty cycle are performed asynchronous (with positive edge of CSB signal):

- turn on with 100 % duty cycle (CHx = ON)
- · change of duty cycle value to 100 %
- turn off (CHx = OFF)
- phase setting (PH0x:PH1x)
- prescaler setting (PRS1x:PRS0x)

A change in phase setting or prescaler setting during CHx = on may cause an unwanted long on-time. Therefore it is recommended to turn off the output(s) before execution of this change. The following changes of the duty cycle are performed synchronous (with the next PWM cycle):

- turn on with less than 100 % duty cycle (OUTx = ONx)
- change of duty cycle value to less than 100 %

A change of the duty cycle value can be achieved by a change of the:

- PWM0x: PWM7x bits in individual channel control register #2:#7
- GPWM EN1: GPWM EN6 bits (change between individual PWM and global PWM settings) in global PWM control register #9-1
- incremental/decremental register #14

The synchronization of the switching phases between different devices is provided by the PWM SYNC bit in the initialization 2 register #1. On a SPI write into initialization 2 register (#1):

- initialization when the bit D1 (PWM SYNC) is logic[1], all counters of the PWM module are reset with the positive edge of the CSB, i.e. the phase synchronization is performed immediately within one SPI frame. It could help to synchronize different 12XS6 devices in the board
- · when the bit D1 is logic[0], no action is executed

The switching frequency can be adjusted for the corresponding channel as described in the following table:

CLK fre	CLK freq. (kHz)		r setting	divider	PWM fr	eq. (Hz)	slew rate	PWM res	solution)	
min.	max.	PRS1x	PRS0x	factor	min.	max.	Siew rate	(Bit)	(steps)	
		0	0	4	25	100	slow			
25.6	102.4	0	1	2	50	200	slow	8	256	
		1	Х	1	100	400	fast			

No PWM feature is provided in case of:

- · Fail mode
- · clock input signal failure

#### 6.1.2.2 Global PWM control

In addition to the individual PWM register, each channel can be assigned independently to a global PWM register. The setting is controlled by the GPWM EN bits inside the global PWM control register #9-1. When no control by direct input pin is enabled and the GPWM EN bit is:

- low (logic[0]), the output is assigned to individual PWM (default status)
- high (logic[1]), the output is assigned to global PWM

The PWM value of the global PWM channel is controlled by the global PWM control register #9-2.

Table 8. Global PWM register

ONx	INEN1x	INEN0x	GPWM ENx	IN	c = 0	INx = 1		
ONX	INENTA	INCINOX	GP WIWI EINX	СНх	PWMx	СНх	PWMx	
0	х	х	х	off	х	off	х	
	0	0 0		on	individual	on	individual	
			1	on	global	on	global	
1	0	1	0	off	individual	on	individual	
'	1	0	1	off	global	on	global	
	1	1	0	on	individual	on	global	
	'	'	1	on	global	on	individual	

When a channel is assigned to global PWM, the switching phase the prescaler and the pulse skipping are according the corresponding output channel setting.

#### 6.1.2.3 Incremental PWM control

To reduce the control overhead during soft start/stop of bulbs (e.g. theatre dimming), an incremental PWM control feature is implemented. With the incremental PWM control feature the PWM values of all internal channels OUT1:OUT4/5 can be incremented or decremented with one SPI frame.

The incremental PWM feature is not available for:

- · the global PWM channel
- the external channel OUT6

The control is according the increment/decrement register #14:

- INCR SGN: sign of incremental dimming (valid for all channels)
- · INCR 1x, INCR 0x increment/decrement

12XS6D1

#### INCR SGN increment/decrement

- 0 decrement
- 1 increment

#### INCR 1x INCR 0x increment/decrement

0	0	n o incremer	nt/d ecre me nt
0	1	4	
1	0	8	
1	1	16	

This feature limits the duty cycle to the rails (00 resp. FF) to avoid any overflow.

## 6.1.2.4 Pulse skipping

Due to the output pulse shaping feature and the resulting switching delay time of the smart switches, duty cycles close to 0 % resp. 100 % can not be generated by the device. Therefore the pulse skipping feature (PSF) is integrated to interpolate this output duty cycle range in normal mode.

The pulse skipping provides a fixed duty cycle pattern with eight states to interpolate the duty cycle values between F7 (Hex) and FF (Hex). The range between 00 (Hex) and 07 (Hex) is not considered to be provided.

The pulse skipping feature:

- is available individually for the power output channels (OUT1:OUT5)
- is not available for the external channel (OUT6)

The feature is enabled with the PSF bits in the output control register #8. When the corresponding PSF bit is:

- low (logic[0]), the pulse skipping feature is disabled on this channel (default status)
- high (logic[1]), the pulse skipping feature is enabled on this channel

P	NM duty	cycle		р	ulse	skip	ping	fram	е	
hex	dec	[%]	S0	S1	S2	S3	S4	S5	S6	S7
FF	256	100,00%	FF	FF	FF	FF	FF	FF	FF	FF
FE	255	99,61%	F7	FF	FF	FF	FF	FF	FF	FF
FD	254	99,22%	F7	FF	FF	FF	F7	FF	FF	FF
FC	253	98,83%	F7	FF	F7	FF	F7	FF	FF	FF
FB	252	98,44%	F7	FF	F7	FF	F7	FF	F7	FF
FA	251	98,05%	F7	F7	F7	FF	F7	FF	F7	FF
F9	250	97,66%	F7	F7	F7	FF	F7	F7	F7	FF
F8	249	97,27%	F7	F7	F7	F7	F7	F7	F7	FF
F7	248	96,88%								
F6	247	96,48%								
F5	246	96,09%								
F4	245	95,70%								
	•	•								
:	·	:								
	•									
03	4	1, <i>5</i> 6%								
02	3	1,17%								
01	2	<i>0,7</i> 8%								
00	1	0,39%								

12XS6D1

## 6.1.2.5 Input control

Up to four dedicated control inputs (IN1:IN4) are foreseen to:

- · wake-up the device
- · fully control the corresponding output in case of fail mode
- · control the corresponding output in case of normal mode

The control during normal mode is according the INEN0x and INEN1x bits in the input enable register #11 and according the logic table in <u>Table 8</u>. An input deglitcher is provided at each control input to avoid high frequency control of the outputs. The internal signal is called ilNx. The channel control (CHx) can be summarized:

- · Normal mode:
  - CH1: 4 controlled by ONx or INx (if it is programmed by the SPI)
  - CH5: 6 controlled by ONx
  - Rising CHx by definition means starting overcurrent window for OUT1:5
- · Fail mode:
  - CH1: 4 controlled by iINx, while the overcurrent windows are controlled by IN ONx
  - · CH5: 6 are off

Even so, the input thresholds are logic level compatible, the input structure of the pins is able to withstand battery voltage levels (max.40 V) without damage. External current limit resistors (i.e.  $1.0 \text{ k}\Omega$ :  $10 \text{ k}\Omega$ ) can be used to handle reverse current conditions. The inputs have an integrated pull-down resistor.

## 6.1.2.6 Electrical characterization

#### Table 9. Electrical characteristics

Characteristics noted under conditions 7.0 V  $\leq$  V<sub>BAT</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
ower outputs C	DUT1:OUT5	l	I	I.	l	1
	On-resistance, drain-to-source for 7.0 m $\Omega$ power channel					
	• T <sub>J</sub> = 25 °C	_	6.0	_		
R <sub>DS(on)</sub>	• T <sub>J</sub> = 150 °C	_	_	12.9	mΩ	
,	• T <sub>J</sub> = 25 °C, V <sub>BAT</sub> = -12 V	_	_	13		
	• T <sub>J</sub> = 150 °C, V <sub>BAT</sub> = -12 V	_	_	18.7		
	On-resistance, drain-to-source for 17 m $\Omega$ power channel					
	• T <sub>J</sub> = 25 °C	_	15	_		
R <sub>DS(on)</sub>	• T <sub>J</sub> = 150 °C	_	_	30.9	mΩ	
	• T <sub>J</sub> = 25 °C, V <sub>BAT</sub> = -12 V	_	_	31		
	• T <sub>J</sub> = 150 °C, V <sub>BAT</sub> = -12 V	_	_	43.5		
	Sleep mode output leakage current (output shorted to GND) per channel					
	• T <sub>J</sub> = 25 °C, V <sub>BAT</sub> = 12 V			0.5		
I <sub>LEAK SLEEP</sub>	• T <sub>J</sub> = 125 °C, V <sub>BAT</sub> = 12 V		_	5.0	μΑ	
	• T <sub>I</sub> = 25 °C, V <sub>BAT</sub> = 35 V	_	_	5.0		
	• T <sub>J</sub> = 125 °C, V <sub>BAT</sub> = 35 V	_	_	25		
	Operational output leakage current in off-state per channel					
I <sub>OUT OFF</sub>	• T <sub>J</sub> = 25 °C, V <sub>BAT</sub> = 18 V	_	_	10	μA	
	• T <sub>J</sub> = 125 °C, V <sub>BAT</sub> = 18 V	_	_	20		
	Output PWM duty cycle range (measured at V <sub>OUT</sub> = V <sub>BAT/2</sub> )					
$\delta_{PWM}$	Low frequency range (25 Hz to 100 Hz)	4.0	_	252	LSB	
. ******	Medium frequency range (50 Hz to 200 Hz)      High frequency range (400 Hz to 400 Hz)	8.0	_	248		
	High frequency range (100 Hz to 400 Hz)	8.0	_	248		

12XS6D1