

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Document Number: MC17XS6500

Rev. 4.0, 12/2014

Penta 17 mOhm High-side Switch

The 17XS6500 is the latest achievement in automotive lighting drivers. It belongs to an expanding family to control and diagnose incandescent lamps and light-emitting diodes (LEDs) with enhanced precision. It combines flexibility through daisy-chainable SPI 5.0 MHz, extended digital and analog feedbacks, safety and robustness.

Output edge shaping helps to improve electromagnetic performance. To avoid shutting off the device upon inrush current, while still being able to closely track the load current, a dynamic overcurrent threshold profile is featured. Current of each channel can be sensed with a programmable sensing ratio. Whenever communication with the external microcontroller is lost, the device enters a Fail operation mode, but remains operational, controllable, and protected.

This new generation of high-side switch products family facilitates ECU design thanks to compatible MCU software and PCB foot print for each device variant.

This family is packaged in a Pb-free power-enhanced SOIC package with exposed pad which is End of Life Vehicles directive compliant. This device is powered by SMARTMOS technology.

Features

- Penta 17 mΩ high-side switches with high transient current capability
- 16-bit 5.0 MHz SPI control of overcurrent profiles, channel control
 including PWM duty cycles, output-ON and -OFF OpenLoad
 detections, thermal shutdown and prewarning, and fault reporting
- Output current monitoring with programmable synchronization signal and battery voltage feedback
- Limp Home mode
- External smart power switch control
- Operating voltage is 7.0 to 18 V with sleep current < 5.0 μA, extended mode from 6.0 to 28 V
- -16 V reverse polarity and ground disconnect protections
- Compatible PCB foot print and SPI software driver among the family

17XS6500

ENHANCED PENTA HIGH-SIDE SWITCH



EK SUFFIX (PB-FREE) 98ASA00368D 32-PIN SOICEP

Applications

- · Low voltage exterior lighting
- · Low voltage industrial lighting
- · Low voltage automation systems
- · Halogen lamps
- · Incandescent bulbs
- Light-emitting diodes (LEDs)
- · HID Xenon ballasts
- · DC motors




Figure 1. Penta 17 mOhm High-side Simplified Application Diagram





1 Orderable Parts

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers.

Table 1. Ordering Information

Part Number	Notes	Temperature (T _A)	Package	OUT1 R _{DS(on)}	OUT2 R _{DS(on)}	OUT3 R _{DS(on)}	OUT4 R _{DS(on)}	OUT5 R _{DS(on)}	OUT6
MC17XS6500EK	(1)(2)	-40 °C to 125 °C	SOIC 32 pins	17 mΩ	17 mΩ	17 mΩ	17 mΩ	17 mΩ	Yes
MC17XS6500BEK	(1)	-40 0 10 120 0	exposed pad	17 11152	17 11152	17 11152	17 11152	17 11152	163

Notes

- 1. To order parts in Tape & Reel, add the R2 suffix to the part number.
- 2. Not recommended for new designs. Migrating to MC12XS6D1 Data Sheet

Table 2. Part Variations

		MC17	'XS650	0EK	MC17	7XS650	0BEK	
Symbol	Characteristics	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
	ON-Resistance, Drain-to-Source for 7mΩ Power Channel							mΩ
	• T _J = 25 °C, V _{BAT} ≥ 12 V	_	_	17	-	15	_	
D	• T _J = 150 °C, V _{BAT} ≥ 12 V	_	_	28.9	-	_	30.9	
R _{DS(on)}	• T _J = 25 °C, V _{BAT} = 7.0 V	_	_	25.5	-	15	_	
	• T _J = 25 °C, V _{BAT} = -12 V	_	_	25.5	-	_	31	
	• T _J = 150 °C, V _{BAT} = -12 V	_	_	38	-	_	43.5	
	Turn-on and Turn-off Delay Times at V _{BAT} = 14 V							μs %
+	Low Frequency Range	20	60	100	20	60	120	
t _{DLY}	Medium Frequency Range	20	60	100	20	60	120	
	High Frequency Range	10	30	50	10	30	50	
	Current Sense Accuracy for 9.0 V ≤ V _{BAT} ≤ 18 V							%
	• I _{OUT} = 80% FSR	-11	_	+11	-11	_	+11	
ACC Issue	• I _{OUT} = 25% FSR	-14	_	+14	-14	_	+14	
	• I _{OUT} = 10% FSR with ACM = 0	-20	_	+20	-20	_	+20	
	• I _{OUT} = 10% FSR with ACM = 1							
ACC I _{CSNS}	OUT1, OUT2, and OUT5	-20	_	+20	-20	_	+20	
	OUT3 and OUT4	-25	_	+25	-20	_	+25	
	• I _{OUT} = 5.0% FSR with ACM = 0	-29	_	+29	-29	_	+29	
	• I _{OUT} = 5.0% FSR with ACM = 1							
	OUT1, OUT2, and OUT5	-29	_	+29	-29	_	+29	
	OUT3 and OUT4	-40	_	+40	-40	_	+40	
ACC I _{CSNS 2}	Current Sense Accuracy for 9.0 V \leq V _{BAT} \leq 18 V with 2 calibration points at 25 °C for 2.0% and 50% FSR and V _{BAT} = 14 V							%
0.12	• I _{OUT} = 80% FSR	-6.0	_	+6.0	-6.0	_	+6.0	
	• I _{OUT} = 25% FSR	-6.0	_	+6.0	-6.0	_	+6.0	
	• I _{OUT} = 10% FSR	-8.0	_	+8.0	-8.0	_	+8.0	
	• I _{OUT} = 5.0% FSR				0.0		0.0	
	OUT1 and OUT2	-11	_	+11	-12	_	+12	
	• OUT3, OUT4, and OUT5	-21	_	+21	-12	_	+12	
	3313, 3314, und 3313			. 2 1	-12	_	' 12	



Table 2. Part Variations (continued)

		MC17	'XS650	0EK	MC17			
Symbol	Characteristics	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
	Minimum Current Sense Reporting for 9.0 V ≤ V _{BAT} ≤ 18 V							%
I _{CSNSMIN}	OUT1 and OUT2	_	_	1.0	_	_	1.0	
	OUT3, OUT4, and OUT5	_	_	2.0	_	_	1.0	
	Battery Feedback Precision							%
	Default	-5.0	_	+5.0	-5.0	_	+5.0	
ACC V _{BAT}	 1 calibration point at 25 °C and V_{BAT} = 12 V, for 7.0 V ≤ V_{BAT} ≤ 20 V 	-1.0	-	+1.0	-1.5	-	+1.5	
	 1 calibration point at 25 °C and V_{BAT} = 12 V, for 6.0 V ≤ V_{BAT} ≤ 7.0 V 	-2.2	-	+2.2	-2.2	-	+2.2	



Table of Contents

2	Internal Block Diagram	6
3	Pin Connections	7
	3.1 Pinout Diagram	7
	3.2 Pin Definitions	7
4	General Product Characteristics	9
	4.1 Relationship Between Ratings and Operating Requirements	9
	4.2 Maximum Ratings	
	4.4 Operating Conditions	
	4.5 Supply Currents	
5	General IC Functional Description and Application Information	
	5.1 Introduction	
	5.2 Features	. 13
	5.3 Block Diagram	
	5.3.1 Self-protected High-side Switches	
	5.3.2 Power Supply	
	5.3.3 MCU Interface and Device Control	
	5.4 Functional Description	
	5.5 Modes of Operation	
	5.5.1 Power Off Mode	
	5.5.2 Sleep Mode	
	5.5.3 Normal Mode	
	5.5.4 Fail Mode	
	5.5.5 Mode Transitions	
	5.6 SPI Interface and Configurations	
	5.6.1 Introduction	
	5.6.2 SPI Input Register and Bit Descriptions	
	5.6.3 SPI Output Register and Bit Descriptions	
	5.6.4 Timing Diagrams	
	5.6.5 Electrical Characterization	
6	Functional Block Requirements and Behaviors	
	6.1 Self-protected High-side Switches Description and Application Information	
	6.1.1 Features	
	6.1.2 Output Pulse Shaping	
	6.1.3 Output Protections	
	6.1.4 Output Clamps	. 40
	6.1.5 Digital Diagnostics	
	6.1.6 Analog Diagnostics	
	6.2 Power Supply Functional Block Description and Application Information	
	6.2.1 Introduction	
	6.2.2 Wake State Reporting	
	6.2.3 Supply Voltages Disconnection	
	6.3 Communication Interface and Device Control Functional Block Description and Application Information	
	6.3.1 Introduction	
	6.3.2 Fail Mode Input (LIMP)	
	6.3.3 MCU Communication Interface Protections	
	6.3.4 External Smart Power Control (OUT6)	
7	Typical Applications	
•	- Martin - Albumania	. • .



	7.1 Introduction	61
	7.1.1 Application Diagram	61
	7.1.2 Application Instructions	62
	7.1.3 Bill of Material	62
	7.2 EMC & EMI Considerations	63
	7.2.1 EMC/EMI Tests	63
	7.2.2 Fast Transient Pulse Tests	
	7.3 Robustness Considerations	64
	7.4 PCB Layout Recommendations	
	7.5 Thermal Information	
	7.5.1 Thermal Transient	66
	7.5.2 R/C Thermal Model	
8	Packaging	67
	8.1 Marking Information	
	8.2 Package Mechanical Dimensions	67
a	Revision History	71



2 Internal Block Diagram




Figure 2. Simplified Internal Block Diagram (Penta version)



3 Pin Connections

3.1 Pinout Diagram

Transparent Top View 1 CP c 32 □ CLK 2 RSTB [31 LIMP 3 CSB _ 30 ⊐ IN4 4 29 □ IN3 SCLK C 5 □ IN2 SI 28 6 VCC □ 27 ⊐ IN1 SO _ 7 26 ☐ CSNS SYNCB OUT6 8 25 □ CSNS **VBAT** 9 GND □ 24 ⊐ GND 33 10 23 OUT1 OUT2 □ OUT2 □ 11 22 □ OUT3 OUT4 □ 12 21 OUT4 □ 13 20 □ OUT3 19 □ OUT3 OUT4 □ 14 NC □ 15 18 □ OUT5 17 □ OUT5 NC □ 16

Figure 3. 17XS6500 Pinout Diagram

3.2 Pin Definitions

Table 3. 17XS6500 Pin Definitions

Pin Number	Pin Name	Pin Function	Formal Name	Definition
1	СР	Internal supply	Charge Pump	This pin is the connection for an external capacitor for charge pump use only.
2	RSTB	SPI	Reset	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low-current sleep mode. This pin has a passive internal pull-down.
3	CSB	SPI	Chip Select	This input pin is connected to a chip select output of a master microcontroller (MCU). When this digital signal is high, SPI signals are ignored. Asserting this pin low starts a SPI transaction. The transaction is indicated as completed when this signal returns to a high level. This pin has a passive internal pull-up to V_{CC} through a diode.
4	SCLK	SPI	Serial Clock	This input pin is connected to the MCU providing the required bit shift clock for SPI communication. This pin has a passive internal pull-down.
5	SI	SPI	Serial input	This pin is the data input of the SPI communication interface. The data at the input is sampled on the positive edge of the SCLK. This pin has a passive internal pull-down.
6	VCC	Power Supply	MCU Power Supply	This pin is a power supply pin is for internal logic, the SPI I/Os, and the OUT6 driver.



Table 3. 17XS6500 Pin Definitions(continued)

Pin Number	Pin Name	Pin Function	Formal Name	Definition
7	SO	SPI	Serial Output	This output pin is connected to the SPI serial data input pin of the MCU, or to the SI pin of the next device of a daisy chain of devices. The SPI changes on the negative edge of SCLK. When CSB is high, this pin is high-impedance.
8	OUT6	Output	External Solid State	This output pin controls an external Smart Power Switch by logic level. This pin has a passive internal pull-down.
9, 24	GND	Ground	Ground	These pins are the ground for the logic and analog circuitries of the device. For ESD and electrical parameter accuracy purpose, the ground pins must be shorted in the board.
10, 11	OUT2	Output	Channel #2	Protected high-side power output pins to the load.
12, 13, 14	OUT4	Output	Channel #4	Protected high-side power output pins to the load.
15, 16	NC	N/A	Not Connected	These pins may not be connected.
17, 18	OUT5	Output	Channel #5	Protected high-side power output pins to the load.
19, 20, 21	OUT3	Output	Channel #3	Protected high-side power output pins to the load.
22, 23	OUT1	Output	Channel #1	Protected high-side power output pins to the load.
25	CSNS	Feedback	Current Sense	This pin reports an analog value proportional to the designated OUT[1:5] output current, or the temperature of the exposed pad, or the battery voltage. It is used externally to generate a ground referenced voltage for the microcontroller (MCU). Current recopy and analog voltage feedbacks are SPI programmable.
26	CSNS SYNCB	Feedback	Current Sense Synchronization	This open drain output pin allows synchronizing the MCU A/D conversion. This pin requires an external pull-up resistor to $\rm V_{\rm CC}$.
27	IN1	Input	Direct Input #1	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode, the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
28	IN2	Input	Direct Input #2	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode, the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down
29	IN3	Input	Direct Input #3	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode, the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down
30	IN4	Input	Direct Input #4	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down
31	LIMP	Input	Limp Home	The Fail mode can be activated by this digital input. This pin has a passive internal pull-down.
32	CLK	Input/Output	Device Mode Feedback Reference PWM Clock	This pin is an input/output pin. It is used to report the device sleep-state information. It is also used to apply the reference PWM clock which will be divided by 2^8 in Normal operating mode. This pin has a passive internal pulldown.
33	VBAT	Power Supply	Battery Power Supply	This exposed pad connects to the positive power supply and is the source of operational power for the device.



4 General Product Characteristics

4.1 Relationship Between Ratings and Operating Requirements

The analog portion of device is supplied by the voltage applied to the VBAT exposed pad. Thereby the supply of internal circuitry (logic in case of V_{CC} disconnect, charge pump, gate drive,...) is derived from the VBAT terminal.

In case of reverse battery:


the internal supply rail is protected (max. -16 V)

permanent failure

the output drivers (OUT1... OUT5) are switched on to reduce the power consumption in the drivers, when using
incandescent bulbs

The device's digital circuitry is powered by the voltage applied to the VCC pin. In case of a V_{CC} disconnection, the logic part is supplied by the VBAT pin.

The output driver for SPI signals, CLK pin (wake feedback) and OUT6 are supplied by the VCC pin only. This pin shall be protected externally, in case of a reverse polarity, or in case of high-voltage disturbance.



 lure
 Correct operation
 per

 Handling Conditions (Power OFF)

Figure 4. Ratings vs. Operating Requirements (VBAT Pin)

permanent failure



Operating Range

Figure 5. Ratings vs. Operating Requirements (VCC Pin)



4.2 Maximum Ratings

Table 4. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (Rating)	Min.	Max.	Unit	Notes
ELECTRICAL	RATINGS	1		l .	
V _{BAT}	VBAT Voltage Range	-16	40	V	
V _{CC}	VCC Logic Supply Voltage	-0.3	7.0	V	
V _{IN}	Digital Input Voltage IN1 IN4 and LIMP CLK, SI, SCLK, CSB, and RSTB	-0.3 -0.3	40 20	V	(3)
V _{OUT}	Digital Output Voltage • SO, CSNS, SYNC, OUT6, CLK	-0.3	20	V	(3)
I _{CL}	Negative Digital Input Clamp Current	_	5.0	mA	(4)
I _{OUT}	Power Channel Current	_	5.5	Α	(5)
E _{CL}	Power Channel Clamp Energy Capability $ \bullet \ \ \text{Initial T}_J = 25 \ ^{\circ}\text{C} $ $ \bullet \ \ \text{Initial T}_J = 150 \ ^{\circ}\text{C} $	_ _	100 50	mJ	(6)
V _{ESD}	ESD Voltage Human Body Model (HBM) - VBAT, Power Channel and GND pins Human Body Model (HBM) - All other pins Charge Device Model (CDM) - Corner pins Charge Device Model (CDM) - All other pins	-8000 -2000 -750 -500	+8000 +2000 +750 +500	V	(7)

Notes

- 3. Exceeding voltage limits on those pins may cause a malfunction or permanent damage to the device.
- 4. Maximum current in negative clamping for IN1... IN4, LIMP, RSTB, CLK, SI, SO, SCLK, and CSB pins
- 5. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.
- 6. Active clamp energy using single-pulse method (L = 2.0 mH, R_L = 0 Ω , V_{BAT} = 14 V). Please refer to Output Clamps section.
- 7. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), and the Charge Device Model.



4.3 Thermal Characteristics

Table 5. Thermal Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (Rating)	Min.	Max.	Unit	Notes
THERMAL RA	TINGS				1
	Operating Temperature			°C	
T _A	Ambient	-40	+125		
T_J	Junction	-40	+150		
T _{STG}	Storage Temperature	-55	+150	°C	
T _{PPRT}	Peak Package Reflow Temperature During Reflow	-	260	°C	(8) (9)
	THERMAL RESISTANCE AND PACKAGE DISSIPATION	RATINGS			
$R_{ heta JB}$	Junction-to-Board ([1]Soldered to Board)	_	2.5	°C/W	(10)
$R_{\theta JA}$	Junction-to-Ambient, Natural Convection, Four-layer Board (2s2p)	-	19.4	°C/W	(11) (12)
$R_{\theta JC}$	Junction-to-Case (Case top surface)	-	14.2	°C/W	(13)

Notes

- 8. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 9. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
- 10. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 11. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 12. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 13. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

4.4 Operating Conditions

This section describes the operating conditions of the device. Conditions apply to all the following data, unless otherwise noted.

Table 6. Operating Conditions

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Min	Max	Unit	Notes
	Functional operating supply voltage - Device is fully functional. All features are operating.	7.0	18	V	
V_{BAT}	Over voltage range			V	
	Jump Start	_	28		
	Load dump	_	40		
	Reverse Battery	-16	_	V	
V _{CC}	Functional operating supply voltage - Device is fully functional. All features are operating.	4.5	5.5	V	



4.5 Supply Currents

This section describes the current consumption characteristics of the device.

Table 7. Supply Currents

Characteristics noted under conditions 4.5 V \leq V_{CC} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Ratings	Min	Тур.	Max	Unit	Notes
VBAT CUR	RENT CONSUMPTIONS					I.
I _{QVBAT}	Sleep mode measured at V _{PWR} = 12 V				μA	(14) (15)
	• T _A = 25 °C	_	1.2	5.0		
	• T _A = 125 °C	_	10	30		
I _{VBAT}	Operating mode measured at V _{PWR} = 18 V	-	7.0	8.0	mA	(15)
CC CURR	ENT CONSUMPTIONS					
I _{QVCC}	Sleep mode measured at V _{CC} = 5.5V	_	0.05	5.0	μA	
I _{VCC}	Operating mode measured at V _{PWR} = 5.5 V (SPI frequency 5.0 MHz)	_	2.8	4.0	mA	

Notes

- 14. With the OUT1... OUT5 power channels grounded
- 15. With the OUT1... OUT5 power channels opened



5 General IC Functional Description and Application Information

5.1 Introduction

The 17XS6500 is the latest achievement in automotive drivers for all types of centralized automotive lighting applications. It is an evolution of the successful Gen3 by providing improved features of a complete family of devices using Freescale's latest and unique technologies for the controller and the power stages.

It consists of a scalable family of devices compatible, in terms of software driver and package footprint. It allows diagnosing the light-emitting diodes (LEDs) with an enhanced current sense precision with synchronization pin. It combines flexibility through daisy chainable SPI 5.0 MHz, extended digital and analog feedbacks, safety, and robustness. It integrates an enhanced PWM module with an 8-bit duty cycle capability and PWM frequency prescaler, per power channel.

5.2 Features

The main attributes of 17XS6500 are:

- · Penta high-side switches with overload, overtemperature and undervoltage protection
- · control output for one external smart power switch
- · 16 Bit SPI communication interface with daisy chain capability
- integrated Fail mode (ASIL B compliant functional safety behavior)
- · dedicated control inputs for use in Fail mode
- · analog feedback pin with SPI programmable multiplexer and sync signal
- · channel diagnosis by SPI communication
- · advanced current sense mode for LED usage
- · synchronous PWM module with external clock, prescaler and multi-phase feature
- · excellent EMC behavior
- · power net and reverse polarity protection
- ultra low power mode
- · scalable and flexible family concept
- · board layout compatible SOIC32 package with exposed pad



5.3 Block Diagram

The choice of multi-die technology in SOIC exposed pad package including low cost vertical trench FET power die associated with Smart Power control die lead to an optimized solution.




Figure 6. Functional Block Diagram

5.3.1 Self-protected High-side Switches

OUT1... OUT5 are the output pins of the power switches. The power channels are protected against various kinds of short-circuits and have active clamp circuitry that may be activated when switching off inductive loads. Many protective and diagnostic functions are available.

5.3.2 Power Supply

The device operates with supply voltages from 5.5 to 40 V (V_{BAT}), but is full spec. compliant only between 7.0 and 18 V. The VBAT pin supplies power to the internal regulator, analog, and logic circuit blocks. The VCC pin (5.0 V typ.) supplies the output register of the Serial Peripheral Interface (SPI). Consequently, the SPI registers cannot be read without presence of V_{CC} . The employed IC architecture guarantees a low guiescent current in Sleep mode.

5.3.3 MCU Interface and Device Control

In Normal mode the power output channels are controlled by the embedded PWM module, which is configured by the SPI register settings. For bidirectional SPI communication, V_{CC} has to be in the authorized range. Failure diagnostics and configuration are also performed through the SPI port. The reported failure types are: open-load, short-circuit to battery, severe short-circuit to ground, overcurrent, overtemperature, clock-fail, and under and overvoltage.

The device allows driving loads at different frequencies up to 400 Hz.

5.4 Functional Description

The device has four fundamental operating modes: Sleep, Normal, Fail, and Power off. It possesses multiple high-side switches (power channels) each of which can be controlled independently:

- in Normal mode by SPI interface. For bidirectional SPI communication, a second supply voltage (V_{CC}) is required.
- in Fail mode by the corresponding the direct inputs IN1... IN4. The OUT5 for the Penta version and the OUT6 are off in this mode.



5.5 Modes of Operation

The operating modes are based on the signals:

- wake = (IN1_ON) OR (IN2_ON) OR (IN3_ON) OR (IN4_ON) OR (RST\). More details in Logic I/O Plausibility Check section.
- fail = (SPI_fail) OR (LIMP). More details in Loss of Communication Interface section.




Figure 7. General IC Operating Modes

5.5.1 Power Off Mode

The power off mode is applied when V_{BAT} and V_{CC} are below the power on reset threshold ($V_{BAT\ POR}$, $V_{CC\ POR}$). In power off, no functionality is available but the device is protected by the clamping circuits. Refer to the Supply Voltages Disconnection section.

5.5.2 Sleep Mode

The sleep mode is used to provide ultra low current consumption. During sleep mode:

- · the component is inactive and all outputs are disabled
- the outputs are protected by the clamping circuits
- · the pull-up / pull-down resistors are present

The Sleep mode is the default mode of the device after applying the supply voltages (V_{BAT} or V_{CC}) prior to any wake-up condition (wake = [0]).

The wake-up from Sleep mode is provided by the wake signal.



5.5.3 Normal Mode

The Normal mode is the regular operating mode of the device. The device is in Normal mode, when the device is in Wake state (wake = [1]) and no fail condition (fail = [0]) is detected.

During Normal mode:

- the power outputs are under control of the SPI
- the power outputs are controlled by the programmable PWM module
- the power outputs are protected by the overload protection circuit
- · the control of the power outputs by SPI programming
- · the digital diagnostic feature transfers status of the smart switch via the SPI
- the analog feedback output (CSNS and CSNS SYNC) can be controlled by the SPI

The channel control (CHx) can be summarized:

- CH1... 4 controlled by ONx or iINx (if ir is programmed by the SPI)
- CH5... 6 controlled by ONx
- Rising CHx by definition means starting overcurrent window for OUT1... 5.

5.5.4 Fail Mode

The device enters the Fail mode, when

- the LIMP input pin is high (logic [1])
- · or a SPI failure is detected

During Fail mode (wake = [1] & fail = [1]):

- the OUT1... OUT4 outputs are directly controlled by the corresponding control inputs (IN1... IN4)
- the OUT5... OUT6 are turned off
- · the PWM module is not available
- while no SPI control is feasible, the SPI diagnosis is functional (depending on the fail mode condition):
 - the SO shall report the content of SO register defined by SOA0... 3 bits
- the outputs are fully protected in case of an overload, overtemperature and undervoltage
- no analog feedback is available
- the max. output overcurrent profile is activated (OCLO and window times)
- · in case of an overload condition or undervoltage, the auto-restart feature controls the OUT1... OUT4 outputs
- in case of an overtemperature condition or OCHI1 detection or severe short-circuit detection, the corresponding output is latched OFF until a new wake-up event.

The channel control (CHx) can be summarized:

- . CH1... 4 controlled by iINx, while the overcurrent windows are controlled by IN ONx
- CH5... 6 are off

5.5.5 Mode Transitions

After a wake-up:

- · a power on reset is applied and all SPI SI and SO registers are cleared (logic[0])
- the faults are blanked during t_{BLANKING}

The device enters in Normal mode after start-up if following sequence is provided:

- V_{BAT} and V_{CC} power supplies must be above their undervoltage thresholds (Sleep mode)
- generate wake-up event (wake=1) setting RSTB from 0 to 1

The device initialization will be completed after 50 μ sec (typ). During this time, the device is robust, in case of V_{BAT} interrupts higher than 150 nsec.

The transition from "Normal mode" to "Fail mode" is executed immediately when a fail condition is detected.

During the transition, the SPI SI settings are cleared and the SPI SO registers are not cleared.



When the fail mode condition was a:

- LIMP input, WD toggle timeout, WD toggle sequence or a SPI modulo 16 error, the SPI diagnosis is available during Fail mode
- SI / SO stuck to static level, the SPI diagnosis is not available during Fail mode

The transition from "Fail mode" to "Normal mode" is enabled, when:

- · the fail condition is removed and
- two SPI commands are sent within a valid watchdog cycle (first WD = [0] and then WD = [1])

During this transition

- all SPI SI and SO registers are cleared (logic[0])
- the DSF (device status flag) in the registers #1... #7 and the RCF (Register Clearer flag) in the device status register #1 are set (logic[1])

To delatch the RCF diagnosis, a read command of the quick status register #1 must be performed.

5.6 SPI Interface and Configurations

5.6.1 Introduction

The SPI is used to

- · control the device in case of Normal mode
- · provide diagnostics in case of Normal and Fail mode

The SPI is a 16-Bit full-duplex synchronous data transfer interface with daisy chain capability.

The interface consists of 4 I/O lines with 5.0 V CMOS logic levels and termination resistors:

- · The SCLK pin clocks the internal shift registers of the device
- · The SI pin accepts data into the input shift register on the rising edge of the SCLK signal
- The SO pin changes its state on the rising edge of SCLK and reads out on the falling edge
- · The CSB enables the SPI interface
- with the leading edge of CSB the registers are loaded
- while CSB is logic [0] SI/SO data are shifted
- · with the trailing edge of the CSB signal, SPI data is latched into the internal registers
- · when CSB is logic [1], the signals at the SCLK and SI pins are ignored and SO is high-impedance

When the RSTB input is

- low (logic [0]), the SPI and the fault registers are reset. The Wake state then depends on the status of the input pins (IN ON1... IN ON4)
- high (logic[1]), the device is in Wake status and the SPI is enabled

The functionality of the SPI is checked by a plausibility check. In case of a SPI failure, the device enters the Fail mode.

5.6.2 SPI Input Register and Bit Descriptions

The first nibble of the 16 bit data word (D15... D12) serves as address bits.

Regis	ter		SI address					SI data										
		#	D1 5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
name	е		4 Bit ad ress			WD						11 Bit data	а					

11 bits (D10... D1) are used as data bits.

The D11 bit is the WD toggle bit. This bit has to be toggled with each write command.

When the toggling of the bit is not executed within the WD timeout, a SPI fail is detected.

All register values are logic [0] after a reset. The predefined value is off / inactive, unless otherwise noted.



Register		SI	addre	SS							SI	data					
88	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Initialisation 1	0	0	0	0	0	WD	WDSEL	SYNC EN1	SYNC EN0	MUX2	M UX1	MUX0	SOA MODE	SOA3	SOA2	SOA1	SOA0
initialisation 2	1	0	0	0	1	WD	OCHI THERMAL	OCHI TRANSENT	NO HID1	NO HID0	O CHI OD5	OCHI OD4	O CHI OD3	OCHI OD2	OCHI O D1	PWM sync	O TW SE L
CH1 control	2	0	0	1	0	WD	PH11	PH01	ON1	PW M71	PWM61	PW M51	PWM41	PW M31	PWM21	PWM11	PW M01
CH2 control	3	0	0	1	1	WD	PH12	PH02	ON2	PW M72	PWM62	PW M52	PWM42	PW M32	PWM22	PWM12	PW M02
CH3 control	4	0	1	0	0	WD	PH13	PH03	ON3	PW M73	PWM63	PW M53	PWM43	PW M33	PWM23	PWM13	PW M03
CH4 control	5	0	1	0	1	WD	PH14	PH04	ON4	PW M74	PWM64	PW M54	PWM44	PW M34	PWM24	PWM 14	PW M04
CH5 control	6	0	1	1	0	WD	PH15	PH05	ON5	PW M75	PWM65	PW M55	PWM45	PW M35	PWM25	PWM15	PW M05
CH6 control	7	0	1	1	1	W D	PH16	PH06	ON6	PW M76	PWM66	PW M56	PWM46	PW M36	PWM26	PWM16	PW M06
out put	8	1	0	0	0	W D	PSF5	PSF4	PSF3	PSF2	PSF1	ON6	ON5	ON4	O N3	ON2	ON1
Global PWM	9-1	1	0	0	1	WD	0	х	х	х	х	GPW M EN6	GPWM EN5	GPW M EN4	GPWM EN3	GPWM EN2	GPW M EN1
control	9-2	1	0	0	1	WD	1	x	х	GPW M7	GPWM6	GPW M5	GPWM4	GPWM3	G PW M2	GPWM1	GPW M0
over current	10-1	1	0	1	0	WD	0	OCLO5	OCLO4	OGLO 3	OCLO2	0 CL01	A CM EN 5	ACM EN4	ACM EN3	ACM EN2	ACM EN1
control	10-2	1	0	1	0	WD	1	NO OCHI5	NO O CH 14	NO OCHI3	NO OCHI2	NO OCHI1	SHORT OCHI5	SHORT OCH4	SHORT OCHI3	SHORT O CHI2	SHORT OCHI1
input enable	11	1	0	1	1	WD	0	х	х	INEN14	INEN04	INEN13	INE N03	INEN12	INEN02	INEN11	INEN01
prescaler	12-1	1	1	0	0	W D	0	PRS15	PRS05	PRS14	PRS04	PRS13	PRS03	PRS12	PRS02	PRS11	PRS 01
settings	12-2	1	1	0	0	W D	1	х	х	×	х	х	х	х	х	PRS 16	PRS 06
OL control	13-1	1	1	0	1	WD	0	O LO N DGL5	OLON DG L4	OLON DGL3	OLON DGL2	OLON DGL1	OLOFF EN5	OLO FF EN4	OLOFF EN3	OLOFF EN2	OLOFF EN1
OLLE D control	13-2	1	1	0	1	WD	1	res	res	res	res	OLLED TRIG	OLLED EN5	OLLED EN4	OLLED EN3	OLLED EN2	OLLE D EN1
increment /	14	1	1	1	0	WD	INCR SG N	INCR15	INCR05	INCR14	INCR04	INCR13	INCR03	INCR12	INCR02	INCR11	INCR01
te stmode	15	1	1	1	1	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	X	Х

WD	#∩~#14	= watch o	loa toaale	hit		#0		SYNC	SYNC	Svnc sta	tue			
SO AO ~ S OA3	#0	= a ddres			word			EN1	EN0	Cync Sta	itus			
SOA MODE	#0	= s inale i	read addr	ess of ne	xtSO data word			0	0	sync off				
MUX0 ~ MUX2	#0	= CSNS						0	1	va lid				
SYNCENO~ SYNCEN1	#0	= S YNC						1	o	tria0				
WDSEL	#0	= watchd	•	•				1	1	trigo trig1/2				
OTW SEL	#0 #1		•		thre shold selection			,	,	trig 1/2				
PW M SYNC	#1 #1	= reset c			trire snota serection	#1		NO UD4	NO UID	D Selecti				
OCHI ODx	#1 #1	= OCHI			mand	#1		ו שוח טא	0	av aila ble		non nole		
NO HIDx	#1	= HID ou			nanu			0	1			nel 3 only		
OCH THERMAL	#1				n control die temperature			1	o.			nels 3 and	4 o nlv	
OCHITRA NSIENT	#1			•	ing OFF to ON transition			1	1			ch anne Is	. 0,	
PWM0x ~ PWM7x	#2~#7	= PWM				#2~#7		PH 1x	PH 0x	P ha se				
PH0x ~ PH1x	#2~#7	= p has e	,	,				0	0	0°				
ONx	#2~#8	= c han ne		c I. OCHI	c ontrol			0	1	90°				
PS Fx	#8	= pulses	skipping fe	eature for	power output channels			1	0	180°				
GPWM ENx	#9-1	= g lob al l	PWM en a	able				1	1	270°				
GPWM1~GPWM7	#9-2	= g lob al l	PWM val	ue (8Bit)		#11	ONx	INEN 1x	BIE NO.	GPWM	IN	x=0	IN	x=1
ACM ENx	#10-1	= a dva no	ce d curre	nt s ense i	m ode e nab le		ONX	INENTX	INE NUX	E Nx	OUTx	P WM x	OUTx	PWMx .
OCLOx		= OCLO					0	X	X	X	OFF	X	OFF	X
SHORT OCHIX		= u se sh						0	0	0	ON	individual	ON	individual
NO OCHIx		= start w	ith OCLO	thres hol	d			U	•	1	ON	gl obal	ON	global
INEN0x ~ INEN1x	#1 1	= input e	n able c on	trol				0	1	0	OFF	individual	ON	individual
PRS0x ~ PRS1x	#12	= pre sca		_			1	•	•	1	OFF	gl obal	ON	global
OLOFF ENx		= OL loa			9		•	1	0	0	OFF	individual	ON	individual
OLO N DGLx		= OL ON								1	OFF	global	ON	global
OLL ED ENX		= OL LE						1	1	0 1	ON ON	individual	ON	global individual
OLLED TRIG INCR S GN					on in 100% d.c.	#40		0.00 4	DD0 0			global	ON	inaiviauai
INCROx ~ INCR1x	#1 4 #1 4	= PWM				#12		_	PRS UX	PRS div		40.01.1-		
INCRUX ~ INCRIX	#14	= P VVIVI I	inc reme n	t / dec ren	nent settin g			0	1	/4	25Hz 50Hz			
	#0	MUX2	MUX1	михо	CSNS			1	ı x			400HZ		
	#0	0	0	0	off	#14			SGN	inc rem e				
		0	0	1	OUT1 cur rent	<i>n</i> 1-4			0		de crem e			
		0	1	0	OUT2 cur rent				1		in crem er			
		0	1	1	OUT3 cur rent	#14		INCR 1x	INCR 0x	increme				
		1	0	o O	OUT4 cur rent			0	0	no incren				
		1	Ö	1	OUT5 cur rent			Ö	1		4 LSB			
		1	1	0	VBAT m onito r			1	0		8 LSB			
		1	1	1	con tro I die temperature			1	1		16 LSB			




5.6.3 SPI Output Register and Bit Descriptions

The first nibble of the 16 Bit data word (D12... D15) serves as address bits.

All register values are logic [0] after a reset, except DSF and RCF bits. The predefined value is off / inactive unless otherwise noted.

Register		SO address									so	data					
	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
not used	0	0	0	0	0	Х	X	X	Χ	X	X	X	X	X	X	Х	X
quick status	1	0	0	0	1	FM	DSF	OVLF	OLF	CPF	RCF	CLKF	QSF5	QSF4	QSF3	QSF2	QSF1
CH1 status	2	0	0	1	0	FM	DSF	OVLF	OLF	res	OTS1	OTW1	OC21	OC11	OC01	OLON1	OLOFF1
CH2 status	3	0	0	1	1	FM	DSF	OVLF	OLF	res	OTS2	OTW2	OC22	OC12	OC02	OLON2	OLOFF2
CH3 status	4	0	1	0	0	FM	DSF	OVLF	OLF	res	OTS3	OTW3	OC23	OC13	OC03	OLON3	OLOFF3
CH4 status	5	0	1	0	1	FM	DSF	OVLF	OLF	res	OTS4	OTW4	OC24	OC14	OC04	OLON4	OLOFF4
CH5 status	6	0	1	1	0	FM	DSF	OVLF	OLF	res	OTS5	OTW5	OC25	OC15	OC05	OLON5	OLOFF5
device status	7	0	1	1	1	FM	DSF	OVLF	OLF	res	res	res	TMF	OVF	UVF	SPIF	iLIMP
I/O status	8	1	0	0	0	FM	res	TOGGLE	ilN4	ilN3	ilN2	ilN1	OUT5	OUT4	OUT3	OUT2	OUT1
device ID	9	1	0	0	1	FM	UVF	res	res	DEVID 7	DEVID 6	DEVID 5	DEVID 4	DEVID 3	DEVID 2	DEVID 1	DEVID 0
not used	10	1	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X
not used	11	1	0	1	1	X	X	X	Χ	X	X	X	X	X	X	X	X
not used	12	1	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X
not used	13	1	1	0	1	Χ	X	X	X	X	X	X	X	X	X	X	X
not used	14	1	1	1	0	X	Х	X	Χ	X	X	X	X	X	Х	X	X
testmode	15	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X





5.6.4 Timing Diagrams




Figure 8. Timing Requirements During SPI Communication






Figure 9. Timing Diagram for Serial Output (SO) Data Communication

5.6.5 Electrical Characterization

Table 8. Electrical Characteristics

Characteristics noted under conditions 4.5 V \leq V_{CC} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min	Тур	Max	Unit	Notes
SPI SIGNAL	S CSI, SI, SO, SCLK, SO					
f _{SPI}	SPI Clock Frequency	0.5	_	5.0	MHz	
V _{IH}	Logic Input High State Level (SI, SCLK, CSB, RSTB)	3.5	-	-	V	
V _{IH(WAKE)}	Logic Input High State Level for wake-up (RSTB)	3.75	_	-	V	
V _{IL}	Logic Input Low State Level (SI, SCLK, CSB, RSTB)	_	_	0.85	V	
V _{OH}	Logic Output High State Level (SO)	VCC -0.4	_	-	V	
V _{OL}	Logic Output Low State Level (SO)	_	_	0.4	V	
I _{IN}	Logic Input Leakage Current in Inactive State (SI = SCLK = RSTB = [0] and CSB = [1])	-0.5	-	+0.5	μΑ	
I _{OUT}	Logic Output Tri-state Leakage Current (SO from 0 V to V _{CC})	-10	-	+1.0	μΑ	
R _{PULL}	Logic Input Pull-up / Pull-down Resistor	25	_	100	kΩ	
C _{IN}	Logic Input Capacitance	_	_	20	pF	(16)
t _{RST_DGL}	RSTB deglitch Time	7.5	10	12.5	μs	
t _{SO}	SO Rising and Falling Edges with 80 pF	_	-	20	ns	
t _{WCLKh}	Required High State Duration of SCLK (Required Setup Time)	80	-	_	ns	

Notes

16. Parameter is derived from simulations.



Table 8. Electrical Characteristics

Characteristics noted under conditions 4.5 V \leq V_{CC} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min	Тур	Max	Unit	Notes
PI SIGNAL	S CS SI, SO, SCLK, SO (Continued)					1
t _{WCLKI}	Required Low State Duration of SCLK (Required Setup Time)	80	_	_	ns	
t _{CS}	Required duration from the Rising to the Falling Edge of CSB (Required Setup Time)	1.0	-	_	μs	
t _{RST}	Required Low State Duration for reset RSTB	1.0	-	_	μs	
t _{LEAD}	Falling Edge of CSB to Rising Edge of SCLK (Required Setup Time)	320	_	_	ns	
t _{LAG}	Falling Edge of SCLK to Rising Edge of CSB (Required Setup lag Time)	100	_	_	ns	
t _{SI(SU)}	SI to Falling Edge of SCLK (Required Setup Time)	20	_	_	ns	
t _{SI(H)}	Falling Edge of SCLK to SI (Required hold Time of the SI signal)	20	_	_	ns	
t _{RSI}	SI, CSB, SCLK, Max. Rise Time Allowing Operation at Maximum f _{SPI}	_	20	50	ns	
t _{FSI}	SI, CSB, SCLK, Max. Fall Time Allowing Operation at Maximum f _{SPI}	_	20	50	ns	
t _{SO(EN)}	Time from Falling Edge of CSB to Reach Low-impedance on SO (access time)	-	-	60	ns	
t _{SO(DIS)}	Time from Rising Edge of CSB to Reach Tri-state on SO	_	_	60	ns	



6 Functional Block Requirements and Behaviors

6.1 Self-protected High-side Switches Description and Application Information

6.1.1 Features

Up to five power outputs are foreseen to drive automotive light applications. The outputs are optimized for driving automotive bulbs, but also HID ballasts, LEDs and other primarily resistive loads.

The smart switches are controlled by use of high sophisticated gate drivers. The gate drivers provide:

- · output pulse shaping
- · output protections
- · active clamps
- · output diagnostics

6.1.2 Output Pulse Shaping

The outputs are controlled with a closed loop active pulse shaping in order to provide the best compromise between:

- · low switching losses
- low EMC emission performance
- · minimum propagation delay time

Depending on the programming of the prescaler setting register #12-1, #12-2 the switching speeds of the outputs are adjusted to the output frequency range of each channel.

The edge shaping shall be designed according the following table:

divider	PWM freq [Hz]					ge [hex]	d.c. ranç	ge [LSB]	min. on/off duty
factor	min	max	min	max	min	max	min	max	cycle time [µs]
4	25	100	10	40	03	FB	4	252	156
2	50	200	5	20	07	F7	8	248	156
1	100	400	2, 5	10	07	F7	8	248	78

The edge shaping provides full symmetry for rising and falling transition:


- the slopes for the rising and falling edge are matched to provide best EMC emission performance
- · the shaping of the upper edges and the lower edges is matched to provide the best EMC emission performance
- the propagation delay time for the rising edge and the falling edge are matched in order to provide true duty cycle control of the output duty cycle error < 1 LSB at the max. frequency
- · a digital regulation loop is used to minimize the duty cycle error of the output signal

INCR SGN increment/decrement

0 decrement

1 increment





6.1.2.1 SPI Control and Configuration

A Synchronous clock module is integrated for optimized control of the outputs. The PWM frequency and output timing during Normal mode is generated from the clock input (CLK) by the integrated PWM module. In case of clock fail (very low frequency, very high frequency), the output duty cycle is 100%.

Each output (OUT1... OUT6) can be controlled by an individual channel control register:

Register	SI address					SI data											
	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	DI	D0
CHx control	2~7	2~7 channel address				WD	PH1x	PH0x	Onx	PWM7x	PWM6x	PWM5x	PWM4x	PWM3x	PWM2x	PWM1x	PWM0x

where:

- PH0x... PH1x: phase assignment of the output channel x
- ONx: on/off control including overcurrent window control of the output channel x
- PWM0x... PWM7x: 8-bit PWM value individually for each output channel x

The ONx bits are duplicated in the output control register #8, in order to control the outputs with either the CHx control register or the output control register.

The PRS1x... PRS0x prescaler settings can be set in the prescaler settings register #12-1 and #12-2.

The following changes of the duty cycle are performed asynchronous (with pos. edge of CSB signal)

- turn on with 100% duty cycle (CHx = ON)
- change of duty cycle value to 100%
- turn off (CHx = OFF)
- phase setting (PH0x... PH1x)
- prescaler setting (PRS1x... PRS0x)

A change in phase setting or prescaler setting during CHx = ON may cause an unwanted long ON-time. Therefore it is recommended to turn off the output(s) before execution of this change.



The following changes of the duty cycle are performed synchronous (with the next PWM cycle):

- turn on with less than 100% duty cycle (OUTx = ONx)
- · change of duty cycle value to less than 100%

A change of the duty cycle value can be achieved by a change of the:

- PWM0x... PWM7x bits in individual channel control register #2... #7
- GPWM EN1... GPWM EN6 bits (change between individual PWM and global PWM settings) in global PWM control register #9-1
- · incremental/decremental register #14

The synchronisation of the switching phases between different devices is provided by the PWM SYNC bit in the initialization 2 register #1.

On a SPI write into initialization 2 register (#1):

- initialization when the bit D1 (PWM SYNC) is logic[1], all counters of the PWM module are reset with the positive edge of CSB, i.e. the phase synchronization is performed immediately within one SPI frame. It could help to synchronize different Gen4 devices in the board.
- when the bit D1 is logic[0], no action is executed

The switching frequency can be adjusted for the corresponding channel as described in the table below:

CLK freq. [kHz]		z] prescaler setting		divider	PWM freq [Hz]		slew	PWM resolution		
min.	max	PRS1x	PRS0x	factor	min	max	rate	[Bit]	[steps]	
		0	0	4	25	100	slow			
25,6	102,4	0	1	2	50	200	slow	8	256	
		1	Х	1	100	400	fast			

P	WM duty	cycle	pulse skipping frame										
hex	dec	[%]	S0	S1	S2	S3	S4	S5	S6	S7			
FF	256	100,00%	FF	FF	FF	FF	FF	FF	FF	FF			
FE	255	99,61%	F7	FF									
FD	254	99,22%	F7	FF	FF	FF	F7	FF	FF	FF			
FC	253	98,83%	F7	FF	F7	FF	F7	FF	FF	FF			
FB	252	98,44%	F7	FF	F7	FF	F7	FF	F7	FF			
FA	251	98,05%	F7	F7	F7	FF	F7	FF	F7	FF			
F9	250	97,66%	F7	F7	F7	FF	F7	F7	F7	FF			
F8	249	97,27%	F7	F7	F7	F7	F7	F7	F7	FF			
F7	248	96,88%											
F6	247	96,48%											
F5	246	96,09%											
F4	245	95,70%											
	•	•											
:	:	:											
	•	•											
03	4	1,56%											
02	3	1,17%											
01	2	0,78%											
00	1	0,39%											

No PWM feature is provided in case of:

- · Fail mode
- clock input signal failure