



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



LIN 2.1 / SAEJ2602-2 Dual LIN Physical Layer

The local interconnect network (LIN) is a serial communication protocol designed to support automotive networks in conjunction with controller area network (CAN). As the lowest level of a hierarchical network, LIN enables cost-effective communication with sensors and actuators when all the features of CAN are not required.

The 33663 product line integrates two physical layer LIN bus dedicated to automotive LIN sub-bus applications. The MC33663LEF and MC33663SEF devices offer normal baud rate (20 kbps) and the MC33663JEF slow baud rate (10 kbps). Both devices integrate fast baud rate (above 100 kbps) for test and programming modes. They present excellent electromagnetic compatibility (EMC) and radiated emission performance, electrostatic discharge (ESD) robustness and safe behavior, in the event of LIN bus short-to-ground or LIN bus leakage during low-power mode.

Features

- Operational from V_{SUP} 7.0 to 18 V DC, functional up to 27 V DC, and handles 40 V during load dump
- Compatible with LIN protocol specification 2.1, and SAEJ2602-2
- Very high immunity against electromagnetic interference
- Low standby current in Sleep mode
- Over-temperature protection
- Permanent dominant state detection
- Fast baud rate mode selection reported by RXD
- Active bus waveshaping offering excellent radiated emission performance
- Sustains ± 15.0 kV ESD IEC6100-4-2 on LIN BUS and VSUP pins
- 5.0 and 3.3 V compatible digital inputs without any external components required

33663

DUAL LIN TRANSCEIVER



| ORDERING INFORMATION | | |
|---|-------------------------------------|----------|
| Device (add an R2 suffix for Tape and reel orders) | Temperature Range (T _A) | Package |
| MC33663ALEF | -40 to 125°C | 14 SOICN |
| MC33663AJEF | | |
| MC33663ASEF | | |




Figure 1. 33663 Simplified Application Diagram

* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

DEVICE VARIATIONS

Table 1. Device Variations

| Freescale Part No. (Add an R2 suffix for Tape and reel orders) | Maximum Baud Rate | Temperature Range (T _A) | Package |
|--|---|-------------------------------------|----------|
| MC33663ALEF | 20 kbps | -40 to 125 °C | 14 SOICN |
| MC33663ASEF | 20 kbps with restricted limits for transmitter and receiver symmetry | | |
| MC33663AJEF | 10 kbps | | |

INTERNAL BLOCK DIAGRAM




Figure 2. 33663 Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. 33663 14-SOIC Pin Connections

Table 2. 33663 Pin Definitions

| Pin | Pin Name | Formal Name | Definition |
|-----|----------|----------------|---|
| 1 | WAKE1 | Wake Input | This pin is a high-voltage input used to wake-up the LIN1 from Sleep mode. |
| 2 | TXD1 | Data Input | This pin is the transmitter input of the LIN1 interface which controls the state of the bus output. |
| 3 | LIN1 | LIN Bus | This bidirectional pin represents the LIN1 single-wire bus transmitter and receiver. |
| 4 | LIN2 | LIN Bus | This bidirectional pin represents the LIN2 single-wire bus transmitter and receiver. |
| 5 | INH2 | Inhibit Output | This pin can have two main functions: controlling an external switchable voltage regulator having an inhibit input, or driving an external bus resistor connected to LIN2 in the master node application. |
| 6 | RXD2 | Data Output | This pin is the receiver output of the LIN2 interface, which reports the state of the bus voltage to the MCU interface. |
| 7 | EN2 | Enable Control | This pin controls the operation mode of the LIN2 interface. |
| 8 | WAKE2 | Wake Input | This pin is a high-voltage input used to wake-up the LIN2 device from Sleep mode. |
| 9 | GND | Ground | This pin is the device ground pin. |
| 10 | TXD2 | Data Input | This pin is the transmitter input of the LIN2 interface, which controls the state of the bus output. |
| 11 | VSUP | Power Supply | This pin is device battery level power supply. |
| 12 | INH1 | Inhibit Output | This pin can have two main functions: controlling an external switchable voltage regulator having an inhibit input, or driving an external bus resistor connected to LIN1 in the master node application. |
| 13 | RXD1 | Data Output | This pin is the receiver output of the LIN1 interface, which reports the state of the bus voltage to the MCU interface. |
| 14 | EN1 | Enable Control | This pin controls the operation mode of the LIN1 interface. |

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|---|--|---|------|
| ELECTRICAL RATINGS | | | |
| Power Supply Voltage (V_{SUP}) Normal Operation (DC) Transient input voltage with external component (according to ISO7637-2 & ISO7637-3 & "Hardware Requirements for LIN, CAN, and Flexray Interfaces in Automotive Applications" specification Rev. 1.1/December 2nd, 2009) (See Table 4 and Figure 4) - Pulse 1 (test up to the limit for Damage - Class A ⁽¹⁾) - Pulse 2a (test up to the limit for Damage - Class A ⁽¹⁾) - Pulse 3a (test up to the limit for Damage - Class A ⁽¹⁾) - Pulse 3b (test up to the limit for Damage - Class A ⁽¹⁾) - Pulse 5b (Class A) ⁽¹⁾ | $V_{SUP(SS)}$ $V_{SUP(S1)}$ $V_{SUP(S2A)}$ $V_{SUP(S3A)}$ $V_{SUP(S3B)}$ $V_{SUP(S5B)}$ | -0.3 to 27 -100 +75 -150 +100 -0.3 to 40 | V |
| Logic Voltage ($RXD_{1,2}$, $TXD_{1,2}$, $EN_{1,2}$ Pins) | V_{LOG} | -0.3 to 5.5 | V |
| WAKE (V_{WAKE1} , V_{WAKE2}) Normal Operation with in series 2*18 k Ω resistor (DC) Transient input voltage with external component (according to ISO7637-2 & ISO7637-3 & "Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications" specification Rev1.1 / December 2nd, 2009) (See Table 4 and Figure 5) - Pulse 1 (test up to the limit for Damage - Class D ⁽²⁾) - Pulse 2a (test up to the limit for Damage - Class D ⁽²⁾) - Pulse 3a (test up to the limit for Damage - Class D ⁽²⁾) - Pulse 3b (test up to the limit for Damage - Class D ⁽²⁾) | $V_{WAKE(SS)}$ $V_{WAKE(S1)}$ $V_{WAKE(S2A)}$ $V_{WAKE(S3A)}$ $V_{WAKE(S3B)}$ | -27 to 40 -100 +75 -150 +100 | V |
| LIN Bus Voltage (V_{LIN1} , V_{LIN2}) Normal Operation (DC) Transient (Coupled Through 1.0 nF Capacitor) (according to ISO7637-2 & ISO7637-3) (See Table 4 and Figure 6) - Pulse 1 (test up to the limit for Damage - Class D ⁽²⁾) - Pulse 2a (test up to the limit for Damage - Class D ⁽²⁾) - Pulse 3a (test up to the limit for Damage - Class D ⁽²⁾) - Pulse 3b (test up to the limit for Damage - Class D ⁽²⁾) | $V_{LIN(SS)}$ $V_{LIN(S1)}$ $V_{LIN(S2A)}$ $V_{LIN(S3A)}$ $V_{LIN(S3B)}$ | -27 to 40 -100 +75 -150 +100 | V |

Notes

- Class A: All functions of a device/system perform as designed during and after exposure to disturbance.
- Class D: At least one function of the Transceiver stops working properly during the test and will return into proper operation automatically when the exposure to the disturbance has ended. No physical damage of the IC occurs.

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|---|--|--|------|
| ELECTRICAL RATINGS | | | |
| INH Voltage/Current (V_{INH1} , V_{INH2}) DC Voltage Transient (Coupled Through 1.0 nF Capacitor, according to ISO7637-2 & ISO7637-3 & "Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications" specification Rev1.1 / December 2nd, 2009) (See Table 4 and Figure 7) - Pulse 1 (test up to the limit for Damage - Class D ⁽³⁾) - Pulse 2a (test up to the limit for Damage - Class D ⁽³⁾) - Pulse 3a (test up to the limit for Damage - Class D ⁽³⁾) - Pulse 3b (test up to the limit for Damage - Class D ⁽³⁾) | V_{INH} $V_{INH(S1)}$ $V_{INH(S2a)}$ $V_{INH(S3a)}$ $V_{INH(S3b)}$ | -0.3 to $V_{SUP} + 0.3$ -100 +75 -150 +100 | V |

Notes

- Class D: At least one function of the Transceiver stops working properly during the test and will return into proper operation automatically when the exposure to the disturbance has ended. No physical damage of the IC occurs.

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|---|--------------|----------------------|------|
| ELECTRICAL RATINGS | | | |
| ESD Capability | | | V |
| AECQ100 | | | |
| Human Body Model - JESD22/A114 ($C_{ZAP} = 100 \text{ pF}$, $R_{ZAP} = 1500 \Omega$) | | | |
| LIN1, LIN2 pins versus GND | V_{ESD1-1} | $\pm 10.0 \text{ k}$ | |
| WAKE1, WAKE2 pins versus GND | V_{ESD1-2} | $\pm 8.0 \text{ k}$ | |
| All other Pins | V_{ESD1-4} | $\pm 4.0 \text{ k}$ | |
| Charge Device Model - JESD22/C101 ($C_{ZAP} = 4.0 \text{ pF}$) | | | |
| Corner pins (Pins 1, 7, 8 and 14) | V_{ESD2-1} | ± 750 | |
| All other pins (Pins 2-6, 9-13) | V_{ESD2-2} | ± 750 | |
| Machine Model - JESD22/A115 ($C_{ZAP} = 220 \text{ pF}$, $R_{ZAP} = 0 \Omega$) | | | |
| All pins | V_{ESD3-1} | ± 200 | |
| According to "Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications" specification Rev1.1 / December 2nd, 2009 ($C_{ZAP} = 150 \text{ pF}$, $R_{ZAP} = 330 \Omega$) | | | |
| Contact Discharge, Unpowered | | | |
| LIN1, LIN2 pins without capacitor | V_{ESD4-1} | $\pm 15 \text{ k}$ | |
| LIN1, LIN2 pins with 220 pF capacitor | V_{ESD4-2} | $\pm 15 \text{ k}$ | |
| VSUP (10 μF to ground) | V_{ESD4-3} | $\pm 25 \text{ k}$ | |
| WAKE1, WAKE2 (2*18 k Ω serial resistor) | V_{ESD4-4} | $\pm 20 \text{ k}$ | |
| LIN1, LIN2 pins with 220 pF capacitor and indirect ESD coupling (according to ISO10605 - Annex F) | V_{ESD4-5} | $\pm 15 \text{ k}$ | |
| According to ISO10605 - Rev 2008 test specification (2.0 k Ω / 150 pF) - Unpowered - Contact discharge | | | |
| LIN1, LIN2 pins without capacitor | V_{ESD5-1} | $\pm 25 \text{ k}$ | |
| LIN1, LIN2 pins with 220 pF capacitor | V_{ESD5-2} | $\pm 25 \text{ k}$ | |
| VSUP (10 μF to ground) | V_{ESD5-3} | $\pm 25 \text{ k}$ | |
| WAKE1, WAKE2 (2*18 k Ω serial resistor) | V_{ESD5-4} | $\pm 25 \text{ k}$ | |
| (2.0 k Ω / 330 pF) - Powered - Contact discharge | | | |
| LIN1, LIN2 pins without capacitor | V_{ESD6-1} | $\pm 8 \text{ k}$ | |
| LIN1, LIN2 pins with 220 pF capacitor | V_{ESD6-2} | $\pm 8 \text{ k}$ | |
| VSUP (10 μF to ground) | V_{ESD6-3} | $\pm 25 \text{ k}$ | |
| WAKE1, WAKE2 (2*18 k Ω serial resistor) | V_{ESD6-4} | $\pm 25 \text{ k}$ | |

Table 3. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.


| Ratings | Symbol | Value | Unit |
|--|-----------------|------------|------|
| Thermal Ratings | | | |
| Operating Temperature | | | |
| Ambient | T_A | -40 to 125 | °C |
| Junction | T_J | -40 to 150 | |
| Storage Temperature | T_{STG} | -40 to 150 | °C |
| Thermal Resistance, Junction to Ambient | $R_{\theta JA}$ | 150 | °C/W |
| Peak package reflow temperature during reflow ^{(4),(5)} | T_{PPRT} | Note 5 | °C |
| Thermal Shutdown Temperature | T_{SHUT} | 150 to 200 | °C |
| Thermal Shutdown Hysteresis Temperature | T_{HYST} | 20 | °C |

Notes

- Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescle's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes] and enter the core ID to view all orderable parts. (i.e. MC33xxx enter 33xxx), and review parametrics.

Table 4. Limits / Maximum test voltage for transient immunity tests

| Test Pulse | V_s [V] | Pulse repetition frequency [Hz] ($1/T_1$) | Test duration [min] | R_i [Ω] | Remarks |
|------------|-----------|---|---|--------------------|------------|
| 1 | -100 | 2 | 1 for function test 10 for damage test | 10 | $t_2 = 0s$ |
| 2a | +75 | 2 | | 2 | |
| 3a | -150 | 10 | | 50 | |
| 3b | +100 | 10 | | 50 | |



Note Waveform per ISO 7637-2. Test Pulses 1, 2a, 3a, 3b

Figure 4. Test Circuit for Transient Test Pulses (V_{SUP})




Figure 5. Test Circuit for Transient Test Pulses (WAKE1,WAKE2)




Figure 6. Test Circuit for Transient Test Pulses (LIN1,LIN2)




Figure 7. Test Circuit for Transient Test Pulses (INH1,INH2)

STATIC ELECTRICAL CHARACTERISTICS

Table 5. Static Electrical Characteristics

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^\circ\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|--|------------------|-----------------------------|-----------------------------|---------------|
| VSUP PIN (DEVICE POWER SUPPLY) | | | | | |
| Nominal Operating Voltage | V_{SUP} | 7.0 | 13.5 | 18.0 | V |
| Functional Operating Voltage ⁽⁶⁾ | V_{SUPOP} | 6.7 | – | 27 | V |
| Load Dump | V_{SUPLD} | – | – | 40 | V |
| Power-On Reset (POR) Threshold V_{SUP} Ramp Down and INH1, INH2 goes High to Low | V_{POR} | 3.5 | – | 5.3 | V |
| Power-On Reset (POR) Hysteresis | V_{PORHYST} | – | 270 | – | mV |
| V_{SUP} Under-voltage Threshold (positive and negative) Transmission disabled and LIN1, LIN2 bus goes in recessive | $V_{\text{UVL}}, V_{\text{UVH}}$ | 5.8 | – | 6.7 | V |
| V_{SUP} Under-voltage Hysteresis ($V_{\text{UVL}} - V_{\text{UVH}}$) | V_{UVHYST} | – | 130 | – | mV |
| Supply Current LIN1 and LIN2 in Sleep Mode $V_{\text{SUP}} \leq 13.5\text{ V}$, Recessive State $13.5\text{ V} < V_{\text{SUP}} < 27\text{ V}$ $V_{\text{SUP}} \leq 13.5\text{ V}$, Shorted to GND | I_{S1} I_{S2} I_{S3} | – – – | 12.0 – 48 | 22 36 140 | μA |
| Supply Current LIN1 Normal Mode - LIN2 Sleep Mode (and vice versa) Bus ₁ Recessive, BUS ₂ Sleep, Excluding INH1, INH2 OR (Bus ₂ Recessive, BUS ₁ Sleep, Excluding INH1, INH2) Bus ₁ Dominant, BUS ₂ Sleep, Excluding INH1, INH2 OR (Bus ₂ Dominant, BUS ₁ Sleep, Excluding INH1, INH2) | $I_{\text{S_N_REC1,2}}$ $I_{\text{S_N_DOM1,2}}$ | – – | 4.0 6.0 | 5.0 8.0 | mA |
| Supply Current when LIN1 and LIN2 are in Normal or Slow or Fast Mode Bus ₁ Recessive, Bus ₂ Recessive, Excluding INH1, INH2 Output Current Bus ₁ Recessive, Bus ₂ Dominant, Excluding INH1, INH2 Output Current Bus ₁ Dominant, Bus ₂ Recessive, Excluding INH1, INH2 Output Current Bus ₁ Dominant, Bus ₂ Dominant, Excluding INH1, INH2 Output Current | $I_{\text{S(REC1,REC2)}}$ $I_{\text{S(REC1,DOM2)}}$ $I_{\text{S(DOM1,REC2)}}$ $I_{\text{S(DOM1,DOM2)}}$ | – – – – | 8.0 12.0 12.0 12.0 | 9.0 13.0 13.0 16.0 | mA |
| RXD1, RXD2 OUTPUT PINS (LOGIC) | | | | | |
| Low Level Output Voltage $I_{\text{IN}} \leq 1.5\text{ mA}$ | V_{OL} | 0.0 | – | 0.9 | V |
| High Level Output Voltage $V_{\text{EN}} = 5.0\text{ V}$, $I_{\text{OUT}} \leq 250\text{ }\mu\text{A}$ $V_{\text{EN}} = 3.3\text{ V}$, $I_{\text{OUT}} \leq 250\text{ }\mu\text{A}$ | V_{OH} | 4.25 3.0 | – – | 5.25 3.5 | V |

Notes

6. Device is functional. All features are operating. Electrical parameters are not guaranteed.

Table 5. Static Electrical Characteristics

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_{\text{A}} \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|----------------------------|------|-----|-----|------------------|
| TXD1, TXD2 INPUT PINS (LOGIC) | | | | | |
| Low Level Input Voltage | V_{IL} | – | – | 0.8 | V |
| High Level Input Voltage | V_{IH} | 2.0 | – | – | V |
| Input Threshold Voltage Hysteresis | V_{INHYST} | 100 | 300 | 600 | mV |
| Pull-up Current Source $V_{\text{EN}} = 5.0\text{ V}$, $1.0\text{ V} < V_{\text{TXD}} < 3.5\text{ V}$ | I_{PU} | -60 | -35 | -20 | μA |
| EN1, EN2 INPUT PINS (LOGIC) | | | | | |
| Low Level Input Voltage | V_{IL} | – | – | 0.8 | V |
| High Level Input Voltage | V_{IH} | 2.0 | – | – | V |
| Input Voltage Threshold Hysteresis | V_{INHYST} | 100 | 400 | 600 | mV |
| Pull-down Resistor | R_{PD} | 100 | 230 | 350 | kohm |
| LIN PHYSICAL LAYER - TRANSCEIVER LIN (LIN1, LIN2)⁽⁷⁾ | | | | | |
| Operating Voltage Range ⁽⁸⁾ | V_{BAT} | 8.0 | – | 18 | V |
| Supply Voltage Range | V_{SUP} | 7.0 | – | 18 | V |
| Voltage Range (within which the device is not destroyed) | $V_{\text{SUP_NON_OP}}$ | -0.3 | – | 40 | V |
| Current Limitation for Driver Dominant State Driver ON, $V_{\text{BUS}} = 18\text{ V}$ | $I_{\text{BUS_LIM}}$ | 40 | 90 | 200 | mA |
| Input Leakage Current at the Receiver Driver off; $V_{\text{BUS}} = 0\text{ V}$; $V_{\text{BAT}} = 12\text{ V}$ | $I_{\text{BUS_PAS_DOM}}$ | -1.0 | – | – | mA |
| Leakage Output Current to GND Driver Off; $8.0\text{ V} < V_{\text{BAT}} < 18\text{ V}$; $8.0\text{ V} < V_{\text{BUS}} < 18\text{ V}$; $V_{\text{BUS}} \geq V_{\text{BAT}}$; $V_{\text{BUS}} \geq V_{\text{SUP}}$ | $I_{\text{BUS_PAS_REC}}$ | – | – | 20 | μA |
| Control Unit Disconnected from Ground ⁽⁹⁾ $\text{GND}_{\text{DEVICE}} = V_{\text{SUP}}$; $V_{\text{BAT}} = 12\text{ V}$; $0 < V_{\text{BUS}} < 18\text{ V}$ | $I_{\text{BUS_NO_GND}}$ | -1.0 | – | 1.0 | mA |
| V_{BAT} Disconnected; $V_{\text{SUP_DEVICE}} = \text{GND}$; $0\text{ V} < V_{\text{BUS}} < 18\text{ V}$ ⁽¹⁰⁾ | $I_{\text{BUSNO_BAT}}$ | – | – | 10 | μA |
| Receiver Dominant State ⁽¹¹⁾ | V_{BUSDOM} | – | – | 0.4 | V_{SUP} |
| Receiver Recessive State ⁽¹²⁾ | V_{BUSREC} | 0.6 | – | – | V_{SUP} |

Notes

7. Parameters guaranteed for $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$.
8. Voltage range at the battery level, including the reverse battery diode.
9. Loss of local ground must not affect communication in the residual network.
10. Node has to sustain the current that can flow under this condition. The bus must remain operational under this condition.
11. LIN threshold for a dominant state.
12. LIN threshold for a recessive state.

Table 5. Static Electrical Characteristics

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_{\text{A}} \leq 125\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|----------------------------|-------|-----|-------|--------------------|
| Receiver Threshold Center ($V_{\text{TH_DOM}} + V_{\text{TH_REC}}$)/2 | $V_{\text{BUS_CNT}}$ | 0.475 | 0.5 | 0.525 | V_{SUP} |
| Receiver Threshold Hysteresis ($V_{\text{TH_REC}} - V_{\text{TH_DOM}}$) | V_{HYS} | – | – | 0.175 | V_{SUP} |
| LIN dominant level with 500 Ω , 680 Ω and 1.0 k Ω load on the LIN bus | $V_{\text{LINDOM_LEVEL}}$ | – | – | 0.25 | V_{SUP} |
| $V_{\text{BAT_SHIFT}}$ | $V_{\text{SHIFT_BAT}}$ | 0.0 | – | 11.5% | V_{BAT} |
| GND_SHIFT | $V_{\text{SHIFT_GND}}$ | 0.0 | – | 11.5% | V_{BAT} |
| LIN Wake-up Threshold from Sleep Mode | V_{BUSWU} | – | 4.3 | 5.3 | V |
| LIN Pull-up Resistor to V_{SUP} | R_{SLAVE} | 20 | 30 | 60 | k Ω |
| LIN internal capacitor ⁽¹³⁾ | C_{LIN} | – | – | 30 | pF |
| Over-temperature Shutdown ⁽¹⁴⁾ | $T_{\text{LINS D}}$ | 150 | 160 | 200 | $^{\circ}\text{C}$ |
| Over-temperature Shutdown Hysteresis | $T_{\text{LINS D_HYS}}$ | – | 20 | – | $^{\circ}\text{C}$ |

INH1, INH2 OUTPUT PINS

| | | | | | |
|---|--------------------------|------|-----|-----|--------------------|
| Driver ON Resistance (Normal Mode) $I_{\text{INH}} = 50\text{ mA}$ | INH_{ON} | – | – | 50 | Ω |
| Current load capability From $7.0\text{ V} < V_{\text{SUP}} < 18\text{ V}$ | $I_{\text{INH_load}}$ | – | – | 30 | mA |
| Leakage Current (Sleep Mode) $0 < V_{\text{INH}} < V_{\text{SUP}}$ | I_{LEAK} | -5.0 | – | 5.0 | μA |
| Over-temperature Shutdown ⁽¹⁵⁾ | T_{INHSD} | 150 | 160 | 200 | $^{\circ}\text{C}$ |
| Over-temperature Shutdown Hysteresis | $T_{\text{INHSD_HYS}}$ | – | 20 | – | $^{\circ}\text{C}$ |

Notes

13. This parameter is guaranteed by process monitoring but not production tested.
14. When an over-temperature shutdown occurs, the LIN transmitter and receiver are in recessive state and INH switched off. This parameter is tested with a test mode on ATE and characterized at laboratory.
15. When an over-temperature shutdown occurs, the INH1, INH2 high side are switched off and the LIN transmitter and receiver are in recessive state. This parameter is tested with a test mode on ATE and characterized at laboratory.

Table 5. Static Electrical Characteristics

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^\circ\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|---------------------|-----|-----|-----|---------------|
| WAKE1, WAKE2 INPUT PINS | | | | | |
| High to Low Detection Threshold ($5.5\text{ V} < V_{\text{SUP}} < 7\text{ V}$) | V_{WUHL1} | 2.0 | – | 3.9 | V |
| Low to High Detection Threshold ($5.5\text{ V} < V_{\text{SUP}} < 7\text{ V}$) | V_{WULH1} | 2.4 | – | 4.3 | V |
| Hysteresis ($5.5\text{ V} < V_{\text{SUP}} < 7\text{ V}$) | V_{WUHYS1} | 0.2 | – | 0.8 | V |
| High to Low Detection Threshold ($7\text{ V} \leq V_{\text{SUP}} < 27\text{ V}$) | V_{WUHL2} | 2.4 | – | 3.9 | V |
| Low to High Detection Threshold ($7\text{ V} \leq V_{\text{SUP}} < 27\text{ V}$) | V_{WULH2} | 2.9 | – | 4.3 | V |
| Hysteresis ($7\text{ V} \leq V_{\text{SUP}} < 27\text{ V}$) | V_{WUHYS2} | 0.2 | – | 0.8 | V |
| Wake-up Input Current ($V_{\text{WAKE}} < 27\text{ V}$) | I_{WU} | – | – | 5.0 | μA |

DYNAMIC ELECTRICAL CHARACTERISTIC

Table 6. Dynamic Electrical Characteristics

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25\text{ }^\circ\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

**LIN1, LIN2 PHYSICAL LAYER
 DRIVERS CHARACTERISTICS FOR NORMAL SLEW RATE - 20.0 KBIT/SEC ACCORDING TO LIN PHYSICAL LAYER
 SPECIFICATION⁽¹⁶⁾⁽¹⁷⁾
 33663L AND 33663S DEVICE**

| | | | | | |
|---|----|-------|---|-------|--|
| Duty Cycle 1: $\text{TH}_{\text{REC}(\text{MAX})} = 0.744 * V_{\text{SUP}}$; $\text{TH}_{\text{DOM}(\text{MAX})} = 0.581 * V_{\text{SUP}}$ $\text{D1} = t_{\text{BUS_REC}(\text{MIN})} / (2 * t_{\text{BIT}})$, $t_{\text{BIT}} = 50\text{ }\mu\text{s}$, $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$ | D1 | 0.396 | – | – | |
| Duty Cycle 2: $\text{TH}_{\text{REC}(\text{MIN})} = 0.422 * V_{\text{SUP}}$; $\text{TH}_{\text{DOM}(\text{MIN})} = 0.284 * V_{\text{SUP}}$ $\text{D2} = t_{\text{BUS_REC}(\text{MAX})} / (2 * t_{\text{BIT}})$, $t_{\text{BIT}} = 50\text{ }\mu\text{s}$, $7.6\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$ | D2 | – | – | 0.581 | |

**LIN1, LIN2 PHYSICAL LAYER
 DRIVERS CHARACTERISTICS FOR SLOW SLEW RATE - 10.4 KBIT/SEC ACCORDING TO LIN PHYSICAL LAYER
 SPECIFICATION⁽¹⁶⁾⁽¹⁸⁾
 33663J DEVICE**

| | | | | | |
|---|----|-------|---|-------|--|
| Duty Cycle 3: $\text{TH}_{\text{REC}(\text{MAX})} = 0.778 * V_{\text{SUP}}$; $\text{TH}_{\text{DOM}(\text{MAX})} = 0.616 * V_{\text{SUP}}$ $\text{D3} = t_{\text{BUS_REC}(\text{MIN})} / (2 * t_{\text{BIT}})$, $t_{\text{BIT}} = 96\text{ }\mu\text{s}$, $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$ | D3 | 0.417 | – | – | |
| Duty Cycle 4: $\text{TH}_{\text{REC}(\text{MIN})} = 0.389 * V_{\text{SUP}}$; $\text{TH}_{\text{DOM}(\text{MIN})} = 0.251 * V_{\text{SUP}}$ $\text{D4} = t_{\text{BUS_REC}(\text{MAX})} / (2 * t_{\text{BIT}})$, $t_{\text{BIT}} = 96\text{ }\mu\text{s}$, $7.6\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$ | D4 | – | – | 0.590 | |

LIN1, LIN2 PHYSICAL LAYER - DRIVERS CHARACTERISTICS FOR FAST SLEW RATE

| | | | | | |
|----------------------------------|--------------------|---|---|-----|--------|
| Fast Bit Rate (Programming Mode) | BR _{FAST} | – | – | 100 | kBit/s |
|----------------------------------|--------------------|---|---|-----|--------|

**LIN1, LIN2 PHYSICAL LAYER - TRANSMITTER CHARACTERISTICS FOR NORMAL SLEW RATE - 20.0 KBIT/SEC⁽¹⁹⁾
 33663S DEVICE**

| | | | | | |
|--|------------------------|-------|---|------|---------------|
| Symmetry of Transmitter delay ⁽²⁰⁾ $t_{\text{TRAN_SYM}} = \text{MAX}(t_{\text{TRAN_SYM}60\%}, t_{\text{TRAN_SYM}40\%})$ $t_{\text{TRAN_SYM}60\%} = t_{\text{TRAN_PDF}60\%} - t_{\text{TRAN_PDR}60\%} $ $t_{\text{TRAN_SYM}40\%} = t_{\text{TRAN_PDF}40\%} - t_{\text{TRAN_PDR}40\%} $ | $t_{\text{TRAN_SYM}}$ | -7.25 | – | 7.25 | μs |
|--|------------------------|-------|---|------|---------------|

Notes

- Bus load R_{BUS} and C_{BUS} 1.0 nF / 1.0 k Ω , 6.8 nF / 660 Ω , 10 nF / 500 Ω . Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See [Figure 8](#).
- See [Figure 9](#)
- See [Figure 10](#)
- V_{SUP} from 7.0 to 18 V, bus load R_{BUS} and C_{BUS} 1.0 nF / 1.0 k Ω , 6.8 nF / 660 Ω , 10 nF / 500 Ω . Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See [Figure 8](#).
- See [Figure 11](#)

Table 6. Dynamic Electrical Characteristics

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^\circ\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

LIN1, LIN2 PHYSICAL LAYER - RECEIVERS CHARACTERISTICS ACCORDING LIN2.1⁽²¹⁾
33663L AND 33663J AND 33663S

| | | | | | |
|--|-----------------------|------|---|-----|---------------|
| Propagation Delay and Symmetry ⁽²²⁾ | | | | | μs |
| Propagation Delay of Receiver, $t_{\text{REC_PD}} = \text{MAX}(t_{\text{REC_PDR}}, t_{\text{REC_PDF}})$ | $t_{\text{REC_PD}}$ | — | — | 6.0 | |
| Symmetry of Receiver Propagation Delay, $t_{\text{REC_PDF}} - t_{\text{REC_PDR}}$ | $t_{\text{REC_SYM}}$ | -2.0 | — | 2.0 | |

LIN1, LIN2 PHYSICAL LAYER: RECEIVER CHARACTERISTICS WITH TIGHTEN LIMITS⁽²¹⁾
33663S DEVICE

| | | | | | |
|--|--------------------------|------|---|-----|---------------|
| Propagation Delay and Symmetry ⁽²²⁾ | | | | | μs |
| Propagation Delay of Receiver, $t_{\text{REC_PD}} = \text{MAX}(t_{\text{REC_PDR}}, t_{\text{REC_PDF}})$ | $t_{\text{REC_PD_S}}$ | — | — | 5.0 | |
| Symmetry of Receiver Propagation Delay, $t_{\text{REC_PDF}} - t_{\text{REC_PDR}}$ | $t_{\text{REC_SYM_S}}$ | -1.3 | — | 1.3 | |

LIN1, LIN2 PHYSICAL LAYER: RECEIVER CHARACTERISTICS - LIN SLOPE 1V/ns ⁽²¹⁾
33663S DEVICE

| | | | | | |
|--|-----------------------------|------|---|-----|---------------|
| Propagation Delay and Symmetry ⁽²³⁾ | | | | | μs |
| Propagation Delay of Receiver, $t_{\text{REC_PD_FAST}} = \text{MAX}(t_{\text{REC_PDR_FAST}}, t_{\text{REC_PDF_FAST}})$ | $t_{\text{REC_PD_FAST}}$ | — | — | 6.0 | |
| Symmetry of Receiver Propagation Delay, $t_{\text{REC_PDF_FAST}} - t_{\text{REC_PDR_FAST}}$ | $t_{\text{REC_SYM_FAST}}$ | -1.3 | — | 1.3 | |

SLEEP MODE AND WAKE-UP TIMINGS

| | | | | | |
|--|-----------------|----|---|----|---------------|
| Sleep Mode Delay Time ⁽²⁴⁾ after EN High to Low to INH High to Low with $100\mu\text{A}$ load on INH | t_{SD} | 50 | — | 91 | μs |
|--|-----------------|----|---|----|---------------|

WAKE-UP TIMINGS

| | | | | | |
|--|-------------------|----|----|-----|---------------|
| Bus Wake-up Deglitcher (Sleep Mode) ⁽²⁵⁾ | t_{WUF} | 40 | 70 | 100 | μs |
| EN Wake-up Deglitcher ⁽²⁶⁾ EN High to INH Low to High | t_{LWUE} | — | — | 15 | μs |
| Wake-up Deglitcher ⁽²⁷⁾ Wake state change to INH Low to High | t_{WF} | 10 | 48 | 70 | μs |

Notes

- V_{SUP} from 7.0 to 18 V, bus load R_{BUS} and C_{BUS} 1.0 nF / 1.0 k Ω , 6.8 nF / 660 Ω , 10 nF / 500 Ω . Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See [Figure 8](#).
- See [Figure 12](#)
- See [Figure 13](#)
- See [Figures 22](#) and [23](#)
- See [Figures 15](#) and [17](#)
- See [Figures 14](#), [18](#), [22](#), and [23](#)
- See [Figures 16](#), [22](#), and [23](#)

Table 6. Dynamic Electrical Characteristics


Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^\circ\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|-------------------------|-------|-----|------|---------------|
| TXD TIMING | | | | | |
| TXD Permanent Dominant State Delay ⁽²⁸⁾ | t_{TXDDOM} | 3.75 | 5.0 | 6.25 | ms |
| FIRST DOMINANT BIT VALIDATION | | | | | |
| First dominant bit validation delay when device in Normal Mode ⁽²⁹⁾ | $t_{\text{FIRST_DOM}}$ | — | 50 | 80 | ms |
| FAST BAUD RATE TIMING | | | | | |
| EN Low Pulse Duration to Enter in Fast Baud Rate Using Toggle Function ⁽³⁰⁾ EN High to Low and Low to High | t_1 | — | — | 45 | μs |
| TXD Low Pulse Duration to Enter in Fast Baud Rate Using Toggle Function ⁽³⁰⁾ | t_2 | 12.5 | — | — | μs |
| Delay Between EN Falling Edge and TXD Falling Edge to Enter in Fast Baud Rate Using Toggle Function ⁽³⁰⁾ | t_3 | 12.5 | — | — | μs |
| Delay Between TXD Rising Edge and EN Rising Edge to Enter in Fast Baud Rate Using Toggle Function ⁽³⁰⁾ | t_4 | 12.5 | — | — | μs |
| RXD Low Level duration after EN rising edge to validate the Fast Baud Rate entrance ⁽³⁰⁾ | t_5 | 1.875 | — | 6.25 | μs |

Notes

- 28. The LIN is in recessive state and the receiver is still active
- 29. See [Figures 14, 15, 16, and 21](#)
- 30. See [Figures 19 and 20](#)

TIMING DIAGRAMS



Note R_0 and C_0 : 1.0 k Ω /1.0 nF, 660 Ω /6.8 nF, and 500 Ω /10 nF.

Figure 8. Test Circuit for Timing Measurements




Figure 9. LIN1, LIN2 Timing Measurements for Normal Baud Rate (33663L, 33663S)




Figure 10. LIN1, LIN2 Timing Measurements for Slow Baud Rate (33663J)




Figure 11. LIN1, LIN2 Transmitter Timing for 33663S




Figure 12. LIN1, LIN2 Receiver Timing




Figure 13. LIN1, LIN2 Receiver Timing LIN Slope 1.0 V/ns

FUNCTIONAL DIAGRAMS




Figure 14. LIN Module 1 EN1 Pin Wake-up with TXD1 High & LIN Module 2 in Normal Mode




Figure 15. LIN Module 1 in Normal Mode & LIN Module 2 LIN2 Wake-up with TXD2 LOW




Figure 16. LIN Module 1 Wake1 Pin Wake-up with TXD1 Low & LIN Module 2 Wake2 Pin Wake-up with TXD2 High




Figure 17. Bus Wake-up with LIN bus in Dominant During the Preparation to Sleep Mode (same sequence for LIN1 & LIN2)




Figure 18. EN1, EN2 Pin Deglitcher




Figure 19. Fast Baud Rate Selection (Toggle Function) for LIN1 or LIN2





Figure 20. Fast Baud Rate Mode Exit (Back to Normal or Slow Slew Rate) for LIN1 or LIN2



*: this parameter is guaranteed by design

Figure 21. Power Up and Down Sequences




Figure 22. Sleep Mode Sequence for LIN1 or LIN2




Figure 23. Examples of Sleep Mode Sequences for LIN1 or LIN2

FUNCTIONAL DESCRIPTION

INTRODUCTION

The 33663L and 33663J are both a Physical Layer component dedicated to automotive LIN sub-bus applications.

The 33663L features include a 20 kbps baud rate and the 33663J a 10 kbps baud rate. Both integrate fast baud rate for test and programming modes, excellent ESD robustness, immunity against disturbance, and radiated emission performance. They have safe behavior, in case of a LIN bus short-to-ground, or a LIN bus leakage during low power mode.

Digital inputs are 5.0 and 3.3 V compatible without any external required components.

The INH1 and INH2 outputs may be used to control an external voltage regulator, or to drive a LIN bus pull-up resistor.

FUNCTIONAL PIN DESCRIPTION

POWER SUPPLY PIN (VSUP)

The VSUP supply pin is the power supply pin for the 33663L or 33663J. In an application, the pin is connected to a battery through a serial diode, for reverse battery protection. The DC operating voltage is from 7.0 to 18 V. This pin sustains standard automotive condition, such as 40 V during load dump. To avoid a false bus message, an under-voltage on VSUP disables the transmission path (from TXD to LIN) when V_{SUP} falls below 6.7 V. Supply current in the Sleep mode is typically 6.0 μ A for one LIN Module.


GROUND PIN (GND)

In case of a ground disconnection at the module level, the 33663L and 33663J do not have significant current consumption on the LIN bus pin when in the recessive state.

LIN BUS PIN (LIN1, LIN2)

The LIN1 and LIN2 pins represent the single-wire bus transmitter and receiver. It is suited for automotive bus systems, and is compliant to the LIN bus specification 1.3, 2.0, 2.1, and SAEJ2602-2.

The LIN interface is only active during Normal mode.



Transmitter Characteristics

The LIN driver is a low side MOSFET with internal over-current thermal shutdown. An internal pull-up resistor with a serial diode structure is integrated, so no external pull-up components are required for the application in a slave node. An additional pull-up resistor of 1.0 k Ω must be added when the interface is used in the master node.

The LIN pin exhibits no reverse current from the LIN bus line to V_{SUP} , even in the event of a GND shift or V_{SUP} disconnection. The 33663 is tested according to the application conditions (i.e. in normal mode and recessive state during communication).

The transmitter has a 20 kbps baud rate (Normal baud rate) for the 33663L and 33663S devices, or 10 kbps baud rate (Slow baud rate) for the 33663J device.