



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Three phase field effect transistor pre-driver

The 33GD3000 is a field effect transistor (FET) pre-driver designed for three phase motor control and similar applications. It meets the stringent requirements of automotive applications and is fully AEC-Q100 grade 1 qualified.

The IC contains three high-side FET pre-drivers and three low-side FET pre-drivers. Three external bootstrap capacitors provide gate charge to the high-side FETs.

The IC interfaces to a MCU via six direct input control signals, an SPI port for device setup and asynchronous reset, enable and interrupt signals. Both 5.0 V and 3.0 V logic level inputs are accepted and 5.0 V logic level outputs are provided. The integrated circuit (IC) uses SMARTMOS technology.

## Features


- Fully specified from 8.0 V to 40 V covers 12 V and 24 V automotive systems
- Extended operating range from 6.0 V to 60 V covers 12 V and 48 V systems
- Gate drive capability of 1.0 A to 2.5 A
- Protection against reverse charge injection from CGD and CGS of external FETs
- Includes a charge pump to support full FET drive at low battery voltages
- Dead time is programmable via the SPI port
- Simultaneous output capability enabled via safe SPI command
- AEC-Q100 grade 1 qualified

33GD3000

---

THREE PHASE PRE-DRIVER

---



EP SUFFIX (Pb-FREE)  
98ASA00654D  
56-PIN QFN

## Applications

Automotive systems

- Electro-hydraulic and electric power steering
- Braking pump
- Engine and transmission control
- Belt Starter Generator
- Turbo pump
- Actuator control
- Motor control




Figure 1. 33GD3000 simplified application diagram

# 1 Orderable parts

**Table 1. Orderable part variations**

Part number	Temperature (T <sub>A</sub> )	Package
MC33GD3000EP <sup>(1)</sup>	-40 °C to 125 °C	56-pin QFN

**Notes**

1. To order parts in tape and reel, add the R2 suffix to the part number.

## 2 Internal block diagram





Figure 2. 33GD3000 simplified internal block diagram

## 3 Pin connections

### 3.1 Pinout diagram

Transparent  
Top View



**Figure 3. 33GD3000 pin connections**

A functional description of each pin can be found in the [Functional pin description](#) section beginning on [page 21](#).

**Table 2. 33GD3000 pin definitions**

Pin	Pin name	Pin function	Formal name	Definition
1	PA_BOOT	Analog input	Phase A bootstrap	Bootstrap capacitor for Phase A
2, 3, 5, 7, 13, 17, 41, 42	NC	No connect		No connection
4	VLS	Analog output	VLS regulator	VLS regulator output; power supply for the gate drives
6	VPWR	Power input	Voltage power	Power supply input for gate drives
8	PHASEA	Digital output	Phase A	Totem pole output of Phase A comparator; this output is low when the voltage on PA_HS_S (source of high-side FET) is less than 50% of $V_{SUP}$
9	PGND	Ground	Power ground	Power ground for charge pump

**Table 2. 33GD3000 pin definitions**

Pin	Pin name	Pin function	Formal name	Definition
10	EN1	Digital input	Enable 1	Logic signal input must be high (ANDed with EN2) to enable any gate drive output.
11	EN2	Digital input	Enable 2	Logic signal input must be high (ANDed with EN1) to enable any gate drive output
12	RST_B	Digital input	Reset	Reset input
14	PUMP	Power drive out	Pump	Charge pump output
15	VPUMP	Power input	Voltage pump	Charge pump supply
16	VSUP	Analog input	Supply voltage	Supply voltage to the load. This pin is to be connected to the common drains of the external high-side FETs
18	PHASEB	Digital output	Phase B	Totem pole output of Phase B comparator. This output is low when the voltage on PB_HS_S (source of high-side FET) is less than 50% of V <sub>SUP</sub>
19	PHASEC	Digital output	Phase C	Totem pole output of Phase C comparator. This output is low when the voltage on PC_HS_S (source of high-side FET) is less than 50% of V <sub>SUP</sub>
20	PA_HS_B	Digital input	Phase A high-side	Active low input logic signal enables the high-side driver for Phase A
21	PA_LS	Digital input	Phase A low-side	Active high input logic signal enables the low-side driver for Phase A
22	VDD	Analog output	VDD regulator	VDD regulator output capacitor connection
23	PB_HS_B	Digital input	Phase B high-side	Active low input logic signal enables the high-side driver for Phase B
24	PB_LS	Digital input	Phase B low-side	Active high input logic signal enables the low-side driver for Phase B
25	INT	Digital output	Interrupt	Interrupt pin output
26	CS_B	Digital input	Chip select	Chip select input. It frames SPI commands and enables SPI port.
27	SI	Digital input	Serial in	Input data for SPI port. Clocked on the falling edge of SCLK, MSB first
28	SCLK	Digital input	Serial clock	Clock for SPI port and typically is 3.0 MHz
29	SO	Digital output	Serial out	Output data for SPI port. Tri-state until CS becomes low.
30	PC_LS	Digital input	Phase C low-side	Active high input logic signal enables the low-side driver for Phase C
31	PC_HS_B	Digital input	Phase C high-side	Active low input logic signal enables the high-side driver for Phase C
32	AMP_OUT	Analog output	Amplifier output	Output of the current-sensing amplifier
33	AMP_N	Analog input	Amplifier invert	Inverting input of the current-sensing amplifier
34	AMP_P	Analog input	Amplifier non-invert	Non-inverting input of the current-sensing amplifier
35	OC_OUT	Digital output	Overcurrent out	Totem pole digital output of the overcurrent comparator
36	OC_TH	Analog input	Overcurrent threshold	Threshold of the overcurrent detector
37	VSS	Ground	Voltage source supply	Ground reference for logic interface and power supplies
38, 39	GND	Ground	Ground	Substrate and ESD reference, connect to VSS
40	VLS_CAP	Analog output	VLS regulator output capacitor	VLS regulator connection for additional output capacitor, providing low impedance supply source for low-side gate drive
43	PC_LS_S	Power input	Phase C low-side source	Source connection for Phase C low-side FET
44	PC_LS_G	Power output	Phase C low-side gate drive	Gate drive output for Phase C low-side

**Table 2. 33GD3000 pin definitions**

Pin	Pin name	Pin function	Formal name	Definition
45	PC_HS_S	Power input	Phase C high-side source	Source connection for Phase C high-side FET
46	PC_HS_G	Power output	Phase C high-side gate drive	Gate drive for output Phase C high-side FET
47	PC_BOOT	Analog input	Phase C bootstrap	Bootstrap capacitor for Phase C
48	PB_LS_S	Power input	Phase B low-side source	Source connection for Phase B low-side FET
49	PB_LS_G	Power output	Phase B low-side gate drive	Gate drive for output Phase B low-side
50	PB_HS_S	Power input	Phase B high-side source	Source connection for Phase B high-side FET
51	PB_HS_G	Power output	Phase B high-side gate drive	Gate drive for output Phase B high-side
52	PB_BOOT	Analog input	Phase B bootstrap	Bootstrap capacitor for Phase B
53	PA_LS_S	Power input	Phase A low-side source	Source connection for Phase A low-side FET
54	PA_LS_G	Power output	Phase A low-side gate drive	Gate drive for output Phase A low-side
55	PA_HS_S	Power input	Phase A high-side source	Source connection for Phase A high-side FET
56	PA_HS_G	Power output	Phase A high-side gate drive	Gate drive for output Phase A high-side
	EP	Ground	Exposed pad	Device performs as specified with the exposed pad un-terminated (floating) however, it is recommended the exposed pad be terminated to pin 29 (VSS) and system ground

# 4 Electrical characteristics

## 4.1 Maximum ratings

**Table 3. Maximum ratings**

All voltages are with respect to  $V_{SS}$  unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
<b>ELECTRICAL RATINGS</b>				
$V_{SUP}$	VSUP supply voltage • Normal operation (steady-state) • Transient survival <sup>(2)</sup>	60 -1.5 to 80	V	(2)
$V_{PWR}$	VPWR supply voltage • Normal operation (steady-state) • Transient survival	58 -1.5 to 80	V	(2)
$V_{PUMP}$	Charge pump (PUMP, VPUMP)	-0.3 to 40	V	
$V_{LS}$	VLS regulator outputs (VLS, VLS_CAP)	-0.3 to 18	V	
$V_{DD}$	Logic supply voltage	-0.3 to 7.0	V	
$V_{OUT}$	Logic output (INT, SO, PHASEA, PHASEB, PHASEC, OC_OUT)	-0.3 to 7.0	V	(3)
$V_{IN}$	Logic input pin voltage (EN1, EN2, $\overline{Px\_HS}$ , $\overline{Px\_LS}$ , SI, SCLK, $\overline{CS}$ , $\overline{RST}$ ) 10 mA	-0.3 to 7.0	V	
$V_{IN\_A}$	Amplifier input voltage • (Both inputs-GND), (AMP_P - GND) or (AMP_N - GND) 6.0 mA source or sink	-7.0 to 7.0	V	
$V_{OC}$	Overcurrent comparator threshold 10 mA	-0.3 to 7.0	V	
$V_{BOOT}$ $V_{HS\_G}$ $V_{LS\_G}$	Driver output voltage • High-side bootstrap (PA_BOOT, PB_BOOT, PC_BOOT) • High-side (PA_HS_G, PB_HS_G, PC_HS_G) • Low-side (PA_LS_G, PB_LS_G, PC_LS_G)	75 75 16	V	(4)
$V_{HS\_G}$ $V_{HS\_S}$ $V_{LS\_G}$ $V_{LS\_S}$	Driver voltage transient survival • High-side (PA_HS_G, PB_HS_G, PC_HS_G, PA_HS_S, PB_HS_S, PC_HS_S) • Low-side (PA_LS_G, PB_LS_G, PC_LS_G, PA_LS_S, PB_LS_S, PC_LS_S)	-7.0 to 75.0 -7.0 to 75.0 -7.0 to 18.0 -7.0 to 7.0	V	(5)
$V_{ESD}$	ESD voltage • Human Body Model - HBM (All pins except for the pins listed below) Pins: PA_Boot, PA_HS_S, PA_HS_G, PB_Boot, PB_HS_S, PB_HS_G, PC_Boot, PC_HS_S, PC_HS_G, VPWR • Charge Device Model - CDM • Corner pins • All other pins	$\pm 2000$ $\pm 1000$  $\pm 300$ $\pm 250$	V	(6)

**Notes**

- The device can withstand load dump transient as defined by ISO 7637 with peak voltage of 80 V.
- Short-circuit proof, the device is not damaged or induce unexpected behavior due to shorts to external sources within this range.
- This voltage should not be applied without taking voltage at HS\_S and voltage at PX\_LS\_S into account.
- Actual operational limitations may differ from survivability limits. The  $V_{LS} - V_{LS\_S}$  differential and the  $V_{BOOT} - V_{HS\_S}$  differential must be greater than 3.0 V to ensure the output gate drive maintains a commanded OFF condition on the output.
- ESD testing is performed in accordance with the Human Body Model (HBM) ( $C_{ZAP} = 100$  pF,  $R_{ZAP} = 1500$   $\Omega$ ) and the Charge Device Model (CDM), Robotic ( $C_{ZAP} = 4.0$  pF).



**Table 3. Maximum ratings (continued)**

All voltages are with respect to  $V_{SS}$  unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
<b>THERMAL RATINGS</b>				
$T_{STG}$	Storage temperature	-55 to +150	°C	
$T_J$	Operating junction temperature	-40 to +150	°C	
$R_{\theta JC}$	Thermal resistance • Junction-to-Case	1.5	°C/W	(7)
$T_{SOLDER}$	Soldering temperature	Note 9	°C	(8)

**Notes**

7. Case is considered EP - pin 55 under the body of the device. The actual power dissipation of the device is dependent on the operating mode, the heat transfer characteristics of the board and layout and the operating voltage. See [Figure 23](#) and [Figure 24](#) for examples of power dissipation profiles of two common configurations. Operation above the maximum operating junction temperature results in a reduction in reliability leading to malfunction or permanent damage to the device.
8. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
9. NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to [www.nxp.com](http://www.nxp.com), search by part number (remove prefixes/suffixes and enter the core ID) to view all orderable parts, and review parametrics.

## 4.2 Static electrical characteristics

**Table 4. Static electrical characteristics**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{PWR} = V_{SUP} \leq 40\text{ V}$ ,  $-40\text{ °C} \leq T_A \leq 125\text{ °C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25\text{ °C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>POWER INPUTS</b>						
$V_{PWR\_ST}$	VPWR supply voltage startup threshold	–	6.0	8.0	V	(10)
$I_{SUP}$	VSUP supply current, $V_{PWR} = V_{SUP} = 40\text{ V}$ RST and ENABLE = 5.0 V • No output loads on gate drive pins, no PWM • No output loads on gate drive pins, 20 kHz, 50% duty cycle	– –	1.0 –	– 10	mA	
$I_{PWR\_ON}$	VPWR supply current, $V_{PWR} = V_{SUP} = 40\text{ V}$ RST and ENABLE = 5.0 V • No output loads on gate drive pins, no PWM, outputs initialized • Output loads = 620 nC per FET, 20 kHz PWM	– –	11 –	20 95	mA	(11)
$I_{SUP}$ $I_{PWR}$	Sleep state supply current, RST = 0 V • $V_{SUP} = 40\text{ V}$ • $V_{PWR} = 40\text{ V}$	– –	14 56	30 100	$\mu\text{A}$	
$V_{GATESS}$	Sleep state output gate voltage • $I_G < 100\text{ }\mu\text{A}$	–	–	1.3	V	
$V_{BOOT}$	Trickle charge pump (bootstrap voltage, $V_{SUP} = 14\text{ V}$ )	22	28	32	V	(12)
$V_F$	Bootstrap diode forward voltage at 10 mA	–	–	1.2	V	
<b>VDD INTERNAL REGULATOR</b>						
$V_{DD}$	$V_{DD}$ output voltage, $V_{PWR} = 8.0\text{ V}$ to 40 V, $C = 0.47\text{ }\mu\text{F}$ • External load $I_{DD\_EXT} = 0\text{ mA}$ to 1.0 mA	4.5	–	5.5	V	(13)
$I_{DD}$	Internal $V_{DD}$ supply current, $V_{DD} = 5.5\text{ V}$ , no external load	–	–	12	mA	
<b>VLS REGULATOR</b>						
$I_{PEAK}$	Peak output current, $V_{PWR} = 16\text{ V}$ , $V_{LS} = 10\text{ V}$	350	600	800	mA	
$V_{LS}$	Linear regulator output voltage, $I_{VLS} = 0\text{ mA}$ to 60 mA, $V_{PWR} > V_{LS} + 2.0\text{ V}$	13.5	15	17	V	(14)
$V_{THVLS}$	VLS disable threshold	7.5	8.0	8.5	V	(15)

### Notes

- Operation with the Charge Pump is recommended when minimum system voltage could be less than 14 V.  $V_{PWR}$  must exceed this threshold in order for the Charge Pump and  $V_{DD}$  regulator to startup and drive  $V_{PWR}$  to  $> 8.0\text{ V}$ . Once  $V_{PWR}$  exceeds 8.0 V, the circuits continue to operate even if system voltage drops below 6.0 V.
- This parameter is guaranteed by design. It is not production tested.
- See [Figure 11](#) for typical capability to maintain gate voltage with a 5.0  $\mu\text{A}$  load.
- Minimum external capacitor for stable  $V_{DD}$  operation is 0.47  $\mu\text{F}$ .
- Recommended external capacitor for the  $V_{LS}$  regulator is 2.2  $\mu\text{F}$  low ESR at each pin VLS and VLS\_CAP.
- When  $V_{LS}$  is less than this value, the outputs are disabled and HOLDOFF circuits are active. Recovery requires initialization when  $V_{LS}$  rises above this threshold again. A filter delay of approximately 700 ns on the comparator output eliminates responses to spurious transients on  $V_{LS}$ .

**Table 4. Static electrical characteristics (continued)**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{PWR} = V_{SUP} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>CHARGE PUMP</b>						
$R_{DS(ON)_{HS}}$ $R_{DS(ON)_{LS}}$ $V_{THREG}$	Charge pump • High-side switch on resistance • Low-side switch on resistance • Regulation threshold difference	– – 250	6.0 5.0 500	10 9.4 900	$\Omega$ $\Omega$ mV	(16), (17)
$V_{CP}$	Charge pump output voltage • $I_{OUT} = 40\text{ mA}$ , $6.0\text{ V} < V_{SYS} < 8.0\text{ V}$ • $I_{OUT} = 40\text{ mA}$ , $V_{SYS} > 8.0\text{ V}$	8.5 12	9.5 –	– –	V	(17), (18)
<b>GATE DRIVE</b>						
$R_{DS(ON)_{H\_SRC}}$	High-side driver on resistance (sourcing) • $V_{PWR} = V_{SUP} = 16\text{ V}$ , $-40\text{ }^\circ\text{C} \leq T_A \leq 25\text{ }^\circ\text{C}$ • $V_{PWR} = V_{SUP} = 16\text{ V}$ , $25\text{ }^\circ\text{C} < T_A \leq 125\text{ }^\circ\text{C}$	– –	– –	6.0 8.5	$\Omega$	
$R_{DS(ON)_{H\_SINK}}$	High-side driver on resistance (sinking) • $V_{PWR} = V_{SUP} = 16\text{ V}$	–	–	3.0	$\Omega$	
$I_{HS\_INJ}$	High-side current injection allowed without malfunction	–	–	0.5	A	(17), (19)
$R_{DS(ON)_{L\_SRC}}$	Low-side driver on resistance (sourcing) • $V_{PWR} = V_{SUP} = 16\text{ V}$ , $-40\text{ }^\circ\text{C} \leq T_A \leq 25\text{ }^\circ\text{C}$ • $V_{PWR} = V_{SUP} = 16\text{ V}$ , $25\text{ }^\circ\text{C} < T_A \leq 125\text{ }^\circ\text{C}$	– –	– –	6.0 8.5	$\Omega$	
$R_{DS(ON)_{L\_SINK}}$	Low-side driver on-resistance (sinking) • $V_{PWR} = V_{SUP} = 16\text{ V}$	–	–	3.0	$\Omega$	
$I_{LS\_INJ}$	Low-side current injection allowed without malfunction	–	–	0.5	A	(17), (19)
$V_{GS\_H}$ $V_{GS\_L}$	Gate source voltage, $V_{PWR} = V_{SUP} = 40\text{ V}$ • High-side, $I_{GATE} = 0$ • Low-side, $I_{GATE} = 0$	13 13	14.8 15.4	16.5 17	V	(20)
$V_{HS\_G\_HOLD}$	Reverse high-side gate holding voltage • Gate output holding current = $2.0\text{ }\mu\text{A}$ • Gate output holding current = $5.0\text{ }\mu\text{A}$ , $V_{SUP} < 26\text{ V}$ • Gate output holding current = $5.0\text{ }\mu\text{A}$ , $V_{SUP} < 40\text{ V}$	– – –	10 10 –	15 15 15	V	(21)

**Notes**

- When VLS is this amount below the normal VLS linear regulation threshold, the charge pump is enabled.
- This parameter is a design characteristic, not production tested.
- $V_{SYS}$  is the system voltage on the input to the charge pump. Recommended external components:  $1.0\text{ }\mu\text{F}$  MLC, MUR 120 diode.
- Current injection only occurs during output switch transitions. The IC is immune to specified injected currents for a duration of approximately  $1.0\text{ }\mu\text{s}$  after an output switch transition.  $1.0\text{ }\mu\text{s}$  is sufficient for all intended applications of this IC.
- If a slightly higher gate voltage is required, larger bootstrap capacitors are required. At high duty cycles, the bootstrap voltage may not recover completely, leading to a higher output on-resistance. This effect can be minimized by using low ESR capacitors for the bootstrap and the VLS capacitors.
- High-side gate holding voltage is the voltage between the gate and source of the high-side FET when held in an on condition. The trickle charge pump supplies bias and holding current for the high-side FET gate driver and output to maintain voltages after bootstrap events. See [Figure 11](#) for typical 100% high-side gate voltage with a  $5.0\text{ }\mu\text{A}$  load. This parameter is a design characteristic, not production tested.

**Table 4. Static electrical characteristics (continued)**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{\text{PWR}} = V_{\text{SUP}} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_{\text{A}} = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>OVERCURRENT COMPARATOR</b>						
$V_{\text{CM}}$	Common mode input range	2.0	–	$V_{\text{DD}}-0.02$	V	(22)
$V_{\text{OS\_OC}}$	Input offset voltage	-50	–	50	mV	
$V_{\text{OC\_HYST}}$	Overcurrent comparator threshold hysteresis	50		300	mV	(23)
$V_{\text{OH}}$ $V_{\text{OL}}$	Output voltage • High level at $I_{\text{OH}} = -500\text{ }\mu\text{A}$ • Low level at $I_{\text{OL}} = 500\text{ }\mu\text{A}$	$0.85 V_{\text{DD}}$ –	– –	$V_{\text{DD}}$ 0.5	V	
<b>HOLD OFF CIRCUIT</b>						
$I_{\text{HOLD}}$	Hold off current (at each GATE pin) • $3.0\text{ V} < V_{\text{SUP}} < 40\text{ V}$ , $V_{\text{GATE}} = 1.0\text{ V}$	10	–	300	$\mu\text{A}$	(24)
<b>PHASE COMPARATOR</b>						
$V_{\text{IH\_TH}}$	High level input voltage threshold	$0.5 V_{\text{SUP}}$	–	$0.65 V_{\text{SUP}}$	V	
$V_{\text{IL\_TH}}$	Low level input voltage threshold	$0.3 V_{\text{SUP}}$	–	$0.45 V_{\text{SUP}}$	V	
$V_{\text{OH}}$	High level output voltage at $I_{\text{OH}} = -500\text{ }\mu\text{A}$	$0.85 V_{\text{DD}}$	–	$V_{\text{DD}}$	V	
$V_{\text{OL}}$	Low level output voltage at $I_{\text{OL}} = 500\text{ }\mu\text{A}$	–	–	0.5	V	
$R_{\text{IN}}$	High-side source input resistance	–	40	–	$\text{k}\Omega$	(23), (25)
<b>DESATURATION DETECTOR</b>						
$V_{\text{DES\_TH}}$	Desaturation detector threshold	1.2	1.4	1.6	V	(26)
<b>CURRENT SENSE AMPLIFIER</b>						
$R_{\text{S}}$	Recommended external series resistor (see <a href="#">Figure 9</a> )	–	1.0	–	$\text{k}\Omega$	
$R_{\text{FB}}$	Recommended external feedback resistor (see <a href="#">Figure 9</a> ) • Limited by the output voltage dynamic range	5.0	–	15	$\text{k}\Omega$	(27)
$V_{\text{ID}}$	Maximum input differential voltage (see <a href="#">Figure 9</a> ) • $V_{\text{ID}} = V_{\text{AMP\_P}} - V_{\text{AMP\_N}}$	-800	–	+800	mV	
$V_{\text{CM}}$	Input common mode range	-0.5	–	3.0	V	(23), (28)
$V_{\text{OS}}$	Input offset voltage • $R_{\text{S}} = 1.0\text{ k}\Omega$ , $V_{\text{CM}} = 0.0\text{ V}$	-15	–	+15	mV	
$\delta V_{\text{OS}}/\delta T$	Input offset voltage drift	–	-10	–	$\mu\text{V}/^\circ\text{C}$	(23)
$I_{\text{B}}$	Input bias current • $V_{\text{CM}} = 2.0\text{ V}$	-200	–	+200	nA	

**Notes**

22. As long as one input is in the common mode range there is no phase inversion on the output.
23. This parameter is a design characteristic, not production tested.
24. The hold off circuit is designed to operate over the full operating range of  $V_{\text{SUP}}$ . The specification indicates the conditions used in production test. Hold off is activated at  $V_{\text{POR}}$  or  $V_{\text{THVLS}}$ .
25. Input resistance is impedance from the high-side source and is referenced to  $V_{\text{SS}}$ . Approximate tolerance is  $\pm 20\%$ .
26. Desaturation is measured as the voltage drop below  $V_{\text{SUP}}$ , thus the threshold is compared to the drain-source voltage of the external high-side FET. See [Figure 5](#).
27. The current sense amplifier is unity gain stable with a phase margin of approximately  $45^\circ$ . See [Figure 10](#).
28. As long as one input is within  $V_{\text{CM}}$  the output is guaranteed to have the correct phase. Exceeding the common mode rails on one input does not cause a phase inversion on the output.

**Table 4. Static electrical characteristics (continued)**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{\text{PWR}} = V_{\text{SUP}} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_{\text{A}} = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>CURRENT SENSE AMPLIFIER (CONTINUED)</b>						
$I_{\text{OS}}$	Input offset current • $I_{\text{OS}} = I_{\text{AMP}_P} - I_{\text{AMP}_N}$	-80	–	+80	nA	
$\delta I_{\text{OS}}/\delta T$	Input offset current drift	–	40	–	pA/°C	(29)
$V_{\text{OH}}$ $V_{\text{OL}}$	Output voltage • High level with $R_{\text{LOAD}} = 10\text{ k}\Omega$ to $V_{\text{SS}}$ • Low level with $R_{\text{LOAD}} = 10\text{ k}\Omega$ to $V_{\text{DD}}$	$V_{\text{DD}}-0.2$ –	– –	$V_{\text{DD}}$ 0.2	V	
$R_{\text{I}}$	Differential input resistance	1.0	–	–	M $\Omega$	
$I_{\text{SC}}$	Output short-circuit current	5.0	–	–	mA	
$C_{\text{I}}$	Common mode input capacitance at 10 kHz	–	–	10	pF	(29), (30)
$C_{\text{MRR}}$	Common mode rejection ratio at DC • $\text{CMRR} = 20 \cdot \text{Log}((V_{\text{OUT\_DIFF}}/V_{\text{IN\_DIFF}}) * (V_{\text{IN\_CM}}/V_{\text{OUT\_CM}}))$	60	80	–	dB	
$A_{\text{OL}}$	Large signal open loop voltage gain (DC)	–	78	–	dB	(29), (30)
NL	Nonlinearity • $R_{\text{L}} = 1.0\text{ k}\Omega$ , $C_{\text{L}} = 500\text{ pF}$ , $0.3 < V_{\text{O}} < 4.8\text{ V}$ , Gain = 5.0 to 15	-1.0	–	+1.0	%	(29), (30)

**SUPERVISORY AND CONTROL CIRCUITS**

$V_{\text{IH}}$ $V_{\text{IL}}$	Logic inputs ( $\overline{\text{Px\_LS}}$ , $\overline{\text{Px\_HS}}$ , EN1, EN2) • High level input voltage threshold • Low level input voltage threshold	2.1 –	– –	– 0.9	V	(31)
$V_{\text{IH}}$ $V_{\text{IL}}$	Logic inputs (SI, SCLK, $\overline{\text{CS}}$ ) • High level input voltage threshold • Low level input voltage threshold	2.1 –	– –	– 0.9	V	(31), (32)
$V_{\text{IHYS}}$	Input logic threshold hysteresis • Inputs $\overline{\text{Px\_LS}}$ , SI, SCLK, $\overline{\text{CS}}$ , $\overline{\text{Px\_HS}}$ , EN1, EN2	100	250	450	mV	(32)
$I_{\text{INPD}}$	Input pull-down current, ( $\overline{\text{Px\_LS}}$ , SI, SCLK, EN1, EN2) • $0.3 V_{\text{DD}} \leq V_{\text{IN}} \leq V_{\text{DD}}$	8.0	–	18	$\mu\text{A}$	
$I_{\text{INPU}}$	Input pull-up current, ( $\overline{\text{CS}}$ , $\overline{\text{Px\_HS}}$ ) • $0 \leq V_{\text{IN}} \leq 0.7 V_{\text{DD}}$	10	–	25	$\mu\text{A}$	(33)
$C_{\text{IN}}$	Input capacitance • $0.0\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	–	15	–	pF	(32)
$V_{\text{TH\_RST}}$	RST threshold	1.0	–	2.1	V	(34)
$R_{\text{RST}}$	RST pull-down resistance • $0.3 V_{\text{DD}} \leq V_{\text{IN}} \leq V_{\text{DD}}$	40	60	85	k $\Omega$	
$V_{\text{POR}}$	Power-OFF RST threshold, ( $V_{\text{DD}}$ falling)	3.4	4.0	4.5	V	
$V_{\text{SOH}}$	SO high level output voltage • $I_{\text{OH}} = 1.0\text{ mA}$	$0.9 V_{\text{DD}}$	–	–	V	
$V_{\text{SOL}}$	SO low level output voltage • $I_{\text{OL}} = 1.0\text{ mA}$	–	–	$0.1 V_{\text{DD}}$	V	

**Notes**

29. This parameter is a design characteristic, not production tested.
30. Without considering any offsets such as input offset voltage, internal mismatch and assuming no tolerance error in external resistors.
31. Logic threshold voltages derived relative to a 3.3 V 10% system.
32. This parameter is guaranteed by design, not production tested.
33. Pull-up circuits do not allow back biasing of  $V_{\text{DD}}$ .
34. There are two elements in the  $\overline{\text{RST}}$  circuit: 1) one generally lower threshold enables the internal regulator; 2) the second removes the reset from the internal logic.

**Table 4. Static electrical characteristics (continued)**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{\text{PWR}} = V_{\text{SUP}} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_{\text{A}} = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>SUPERVISORY AND CONTROL CIRCUITS</b>						
$I_{\text{SO\_LEAK\_T}}$	SO tri-state leakage current • $\overline{\text{CS}} = 0.7 V_{\text{DD}}$ , $0.3 V_{\text{DD}} \leq V_{\text{SO}} \leq 0.7 V_{\text{DD}}$	-1.0	–	1.0	$\mu\text{A}$	
$C_{\text{SO\_T}}$	SO tri-state capacitance <sup>(35), (36)</sup> • $0.0\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	–	15	–	pF	
$V_{\text{OH}}$	INT high level output voltage • $I_{\text{OH}} = -500\text{ }\mu\text{A}$	$0.85 V_{\text{DD}}$	–	$V_{\text{DD}}$	V	
$V_{\text{OL}}$	INT low level output voltage • $I_{\text{OL}} = 500\text{ }\mu\text{A}$	–	–	0.5	V	

**THERMAL WARNING**

$T_{\text{WARN}}$	Thermal warning temperature <sup>(35), (37)</sup>	150	170	185	$^\circ\text{C}$	
$T_{\text{HYST}}$	Thermal hysteresis <sup>(35)</sup>	8.0	10	12	$^\circ\text{C}$	

## Notes

35. This parameter is guaranteed by design, not production tested.
36. This parameter applies to the OFF state (tri-stated) condition of SO is guaranteed by design but is not production tested.
37. The Thermal Warning circuit does not force IC shutdown above this temperature. It is possible to set a bit in the MASK register to generate an interrupt when overtemperature is detected, and the status bit always indicates if any of the three individual Thermal Warning circuits in the IC sense a fault.

## 4.3 Dynamic electrical characteristics

**Table 5. Dynamic electrical characteristics**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{\text{PWR}} = V_{\text{SUP}} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_{\text{A}} = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>INTERNAL REGULATORS</b>						
$t_{\text{PU\_VDD}}$	V <sub>DD</sub> power-up time (Until INT High) • $8.0\text{ V} \leq V_{\text{PWR}}$	–	–	2.0	ms	(38), (39)
$t_{\text{PU\_VLS}}$	VLS power-up time • $16\text{ V} \leq V_{\text{PWR}}$	–	–	2.0	ms	(39), (40)
<b>CHARGE PUMP</b>						
$f_{\text{OSC}}$	Charge pump oscillator frequency	90	125	190	kHz	
$\text{SR}_{\text{CP}}$	Charge pump slew rate	–	100	–	V/ $\mu\text{s}$	(41)
<b>GATE DRIVE</b>						
$t_{\text{ONH}}$	High-side turn on time • Transition time from 1.0 V to 10 V, Load: C = 500 pF, R <sub>g</sub> = 0, (Figure 7)	–	20	35	ns	(42)
$t_{\text{D\_ONH}}$	High-side turn on delay • Delay from command to 1.0 V, (Figure 7)	130	265	386	ns	(43)
$t_{\text{OFFH}}$	High-side turn off time • Transition time from 10 V to 1.0 V, Load: C = 500 pF, R <sub>g</sub> = 0, (Figure 8)	–	20	35	ns	(42)
$t_{\text{D\_OFFH}}$	High-side turn off delay • Delay from command to 10 V, (Figure 8)	130	265	386	ns	(43)
$t_{\text{ONL}}$	Low-side turn on time • Transition time from 1.0 V to 10 V, Load: C = 500 pF, R <sub>g</sub> = 0, (Figure 7)	–	20	35	ns	(42)
$t_{\text{D\_ONL}}$	Low-side turn on delay • Delay from command to 1.0 V, (Figure 7)	130	265	386	ns	(43)
$t_{\text{OFFL}}$	Low-side turn off time • Transition time from 10 V to 1.0 V, Load: C = 500 pF, R <sub>g</sub> = 0, (Figure 8)	–	20	35	ns	(42)
$t_{\text{D\_OFFL}}$	Low-side turn off delay • Delay from command to 10 V, (Figure 8)	130	265	386	ns	(43)
$t_{\text{D\_DIFF}}$	Same phase command delay match	-20	0.0	+20	ns	(44)
$t_{\text{DUR}}$	Thermal filter duration	8.0	–	30	$\mu\text{s}$	(45)

### Notes

38. The power-up time of the IC depends in part on the time required for this regulator to charge up the external filter capacitor on V<sub>DD</sub>.
39. This specification is based on capacitance of 0.47  $\mu\text{F}$  on V<sub>DD</sub>, 2.2  $\mu\text{F}$  on VLS and 2.2  $\mu\text{F}$  on VLS\_CAP.
40. The power-up time of the IC depends in part on the time required for this regulator to charge up the external filter capacitors on VLS and VLS\_CAP. This delay includes the expected time for V<sub>DD</sub> to rise.
41. The charge pump operating at 12 V V<sub>SYS</sub>, 1.0  $\mu\text{F}$  pump capacitor, MUR120 diodes and 47  $\mu\text{F}$  filter capacitor.
42. This parameter is guaranteed by characterization, not production tested.
43. These delays include all logic delays except deadtime. All internal logic is synchronous with the internal clock. The total delay includes one clock period for state machine decision block, an additional clock period for FULLON mux logic, input synchronization time and output driver propagation delay. Subtract one clock period for operation in FULLON mode which bypasses the state machine decision block. Synchronization time accounts for up to one clock period of variation. See Figure 6.
44. The maximum separation or overlap of the high and low-side gate drives, due to propagation delays when commanding one ON and the other OFF simultaneously, is guaranteed by design.
45. The output of the overtemperature comparator goes through a digital filter before generating a warning or interrupt.

**Table 5. Dynamic electrical characteristics (continued)**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{PWR} = V_{SUP} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>GATE DRIVE (CONTINUED)</b>						
$t_{DC}$	Duty cycle	0.0	–	96	%	(46), (47)
$t_{DC}$	100% duty cycle duration	–	–	Unlimited	s	(46), (47)
$t_{MAX}$	Maximum programmable deadtime	10.2	15	19.6	$\mu\text{s}$	(48)
<b>OVERCURRENT COMPARATOR</b>						
$t_{OC}$	Overcurrent protection filter time	0.9	–	3.5	$\mu\text{s}$	
$t_{ROC}$	Rise time (OC_OUT) • 10% - 90%, $C_L = 100\text{ pF}$	10	–	240	ns	
$t_{FOC}$	Fall time (OC_OUT) • 90% - 10%, $C_L = 100\text{ pF}$	10	–	200	ns	
<b>DESATURATION DETECTOR AND PHASE COMPARATOR</b>						
$t_R$ $t_F$	Phase comparator propagation delay time to 50% of $V_{DD}$ ; $C_L \leq 100\text{ pF}$ • Rising edge delay • Falling edge delay	– –	– –	200 350	ns	
$t_{MATCH}$	Phase comparator match (prop delay mismatch of three phases) • $C_L = 100\text{ pF}$	–	–	100	ns	(46)
$t_{BLANK}$	Desaturation and phase error blanking time	4.7	7.1	9.1	$\mu\text{s}$	(49)
$t_{FILT}$	Desaturation filter time (Filter time is digital) • Fault must be present for this time to trigger	640	937	1231	ns	(46)
<b>CURRENT SENSE AMPLIFIER</b>						
$t_{SETTLE}$	Output settle time to 99% • $R_L = 1.0\text{ k}\Omega$ , $C_L = 500\text{ pF}$ , $0.3\text{ V} < V_O < 4.8\text{ V}$ , Gain = 5 to 15	–	1.0	2.0	$\mu\text{s}$	(46), (50)
$t_{IS\_RISE}$	Output rise time to 90% • $R_L = 1.0\text{ k}\Omega$ , $C_L = 500\text{ pF}$ , $0.3\text{ V} < V_O < 4.8\text{ V}$ , Gain = 5.0 to 15	–	–	1.0	$\mu\text{s}$	(51)
$t_{IS\_FALL}$	Output fall time to 10% • $R_L = 1.0\text{ k}\Omega$ , $C_L = 500\text{ pF}$ , $0.3\text{ V} < V_O < 4.8\text{ V}$ , Gain = 5.0 to 15	–	–	1.0	$\mu\text{s}$	(51)
$SR_5$	Slew rate at gain = 5.0 • $R_L = 1.0\text{ k}\Omega$ , $C_L = 20\text{ pF}$	5.0	–	–	V/ $\mu\text{s}$	(46)
$f_M$	Phase margin at gain = 5.0	–	30	–	°	(46)

**Notes**

46. This parameter is guaranteed by design, not production tested.
47. As duty cycle approaches the limit of 100% or 0% there is a maximum and minimum which is not achievable due to deadtime, propagation delays, switching times and charge time of the bootstrap capacitor (for the high-side FET). 0% is available by definition (FET always OFF) and unlimited ON (100%) is possible as long as gate charge maintenance current is within the trickle charge pump capacity.
48. A minimum deadtime of 0.0 can be set via an SPI command. When deadtime is set via a DEADTIME command, a minimum of 1 clock cycle duration and a maximum of 255 clock cycles is set using the internal time base clock as a reference. Commands exceeding this value limits at this value.
49. Blanking time,  $t_{BLANK}$ , is applied to all phases simultaneously when switching ON any output FET. This precludes false errors due to system noise during the switching event.
50. Without considering any offsets such as input offset voltage, internal mismatch and assuming no tolerance error in external resistors.
51. Rise and fall times are measured from the transition of a step function on the input to 90% of the change in output voltage.



**Table 5. Dynamic electrical characteristics (continued)**

Characteristics noted under conditions  $8.0\text{ V} \leq V_{\text{PWR}} = V_{\text{SUP}} \leq 40\text{ V}$ ,  $-40\text{ }^\circ\text{C} \leq T_{\text{A}} \leq 125\text{ }^\circ\text{C}$ , unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_{\text{A}} = 25\text{ }^\circ\text{C}$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit	Notes
<b>CURRENT SENSE AMPLIFIER (CONTINUED)</b>						
$G_{\text{BW}}$	Unity gain bandwidth • $R_{\text{L}} = 1.0\text{ k}\Omega$ , $C_{\text{L}} = 100\text{ pF}$	–	20	–	MHz	(52)
$BW_{\text{G}}$	Bandwidth at gain = 15 • $R_{\text{L}} = 1.0\text{ k}\Omega$ , $C_{\text{L}} = 50\text{ pF}$	2.0	–	–	MHz	(52)
CMR	Common mode rejection (CMR) with $V_{\text{IN}}$ • $V_{\text{IN\_CM}} = 400\text{ mV} \cdot \sin(2 \cdot \pi \cdot \text{freq} \cdot t)$ • $V_{\text{IN\_DIF}} = 0.0\text{ V}$ , $R_{\text{S}} = 1.0\text{ k}\Omega$ • $R_{\text{FB}} = 15\text{ k}\Omega$ , $V_{\text{REFIN}} = 0.0\text{ V}$ CMR = $20 \cdot \text{Log}(V_{\text{OUT}}/V_{\text{IN\_CM}})$ • Freq = 100 kHz • Freq = 1.0 MHz • Freq = 10 MHz	50 40 30	– – –	– – –	dB	(52)

**SUPERVISORY AND CONTROL CIRCUITS**

$t_{\text{PROP}}$	EN1 and EN2 propagation delay	–	–	280	ns	
$t_{\text{RINT}}$	INT rise time $C_{\text{L}} = 100\text{ pF}$	10	–	250	ns	
$t_{\text{FINT}}$	INT fall time $C_{\text{L}} = 100\text{ pF}$	10	–	200	ns	
$t_{\text{PROPINT}}$	INT propagation time	–	–	250	ns	
$t_{\text{TRRST}}$	$\overline{\text{RST}}$ transition time (rise and fall)	–	–	1.25	$\mu\text{s}$	(52),(53)

**SPI INTERFACE TIMING**

$f_{\text{OP}}$	Maximum frequency of SPI operation	–		4.0	MHz	
$f_{\text{TB}}$	Internal time base	13	17	25	MHz	
$T_{\text{CTB}}$	Internal time base drift from value at $25\text{ }^\circ\text{C}$	-5.0	–	5.0	%	(52)
$t_{\text{LEAD}}$	Falling edge of $\overline{\text{CS}}$ to rising edge of SCLK (required setup time)	100	–	–	ns	(52)
$t_{\text{LAG}}$	Falling edge of SCLK to rising edge of $\overline{\text{CS}}$ (required setup time)	100	–	–	ns	(52)
$t_{\text{SISU}}$	SI to falling edge of SCLK (required setup time)	25	–	–	ns	(52)
$t_{\text{SIHOLD}}$	Falling edge of SCLK to SI (required setup time)	25	–	–	ns	(52)
$t_{\text{RSI}}$	SI, $\overline{\text{CS}}$ , SCLK signal rise time	–	5.0	–	ns	(52), (54)
$t_{\text{FSI}}$	SI, $\overline{\text{CS}}$ , SCLK signal fall time	–	5.0	–	ns	(52), (54)
$t_{\text{SOEN}}$	Time from falling edge of $\overline{\text{CS}}$ to SO low-impedance	–	55	100	ns	(52), (55)
$t_{\text{SODIS}}$	Time from rising edge of $\overline{\text{CS}}$ to SO high-impedance	–	100	125	ns	(52), (56)
$t_{\text{VALID}}$	Time from rising edge of SCLK to SO data valid	–	80	125	ns	(52), (57)
$t_{\text{DT}}$	Time from rising edge of $\overline{\text{CS}}$ to falling edge of the next $\overline{\text{CS}}$	200	–	–	ns	(52)

**Notes**

52. This parameter is guaranteed by design, not production tested.
53.  $t_{\text{TRRST}}$  is given as a design guideline. The bounds for this specification are  $V_{\text{PWR}} \leq 58\text{ V}$ , total capacitance on VLS  $> 1.0\text{ }\mu\text{F}$ .
54. Rise and fall time of incoming SI,  $\overline{\text{CS}}$ , and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
55. Time required for valid output status data to be available on SO pin.
56. Time required for output states data to be terminated at SO pin.
57. Time required to obtain valid data out from SO following the rise of SCLK with  $200\text{ pF}$  load.

## 4.4 Timing diagrams




Figure 4. SPI interface timing




Figure 5. Desaturation blanking and filtering detail






Figure 6. Deadtime control delays



**Figure 7. Driver turn-on time and turn-on delay**



**Figure 8. Driver turn-off time and turn-off delay**




Figure 9. Current amplifier and input waveform ( $V_{IN}$  voltage across  $R_{SENSE}$ )




Figure 10. Typical amplifier open-loop gain and phase vs. frequency




Figure 11. Typical high-side 100% on gate voltage with 5.0  $\mu A$  gate load

# 5 Functional descriptions

## 5.1 Introduction

The 33GD3000 provides an interface between an MCU and the large FETs used to drive three phase loads. A typical load FET may have an on resistance of 4.0 m $\Omega$  or less and could require a gate charge of over 400 nC to fully turn on. The IC can operate in automotive 12 V to 42 V environments.

Because there are so many methods of controlling three phase systems, the IC enforces few constraints on driving the FETs. It does provide deadtime (cross-over) blanking and logic, both of which can be overridden, ensuring both FETs in a phase are not simultaneously enabled. An SPI port is used to configure the IC modes.

## 5.2 Functional pin description

### 5.2.1 Phase A (PHASEA)

This pin is the totem pole output of the Phase A comparator. This output is low when the voltage on Phase A high-side source (source of the high-side load FET) is less than 50 percent of  $V_{SUP}$ .

### 5.2.2 Power Ground (PGND)

This pin is power ground for the charge pump. It should be connected to VSS, however routing to a single point ground on the PCB may help to isolate charge pump noise.

### 5.2.3 Enable 1 and Enable 2 (EN1, EN2)

Both of these logic signal inputs must be high to enable any gate drive output. When either or both are low, the internal logic (SPI port, etc.) still functions normally, but all gate drives are forced off (external power FET gates pulled low). The signal is asynchronous.

When EN1 and EN2 return high to enable the outputs, each LS driver must be pulsed ON before the corresponding HS driver can be commanded ON. This ensures the bootstrap capacitors are charged. [See Initialization requirements on page 39.](#)

### 5.2.4 Reset ( $\overline{RST}$ )

When the reset pin is low the integrated circuit (IC) is in a low power state. In this mode all outputs are disabled, internal bias circuits are turned off, and a small pull-down current is applied to the output gate drives. The internal logic is reset within 77 ns of RESET going low. When  $\overline{RST}$  is low, the IC consumes minimal current.

### 5.2.5 Charge Pump Out (PUMP)

This pin is the switching node of the charge pump circuit. The output of the internal charge pump support circuit. When the charge pump is used, it is connected to the external pumping capacitor. This pin may be left floating if the charge pump is not required.

### 5.2.6 Charge Pump Input (VPUMP)

This pin is the input supply for the charge pump circuit. When the charge pump is required, this pin should be connected to a polarity protected supply. This input should never be connected to a supply greater than 40 V. If the charge pump is not required this pin may be left floating.

### 5.2.7 VSUP Input (VSUP)

The supply voltage pin should be connected to the common connection of the high-side FETs. It is the reference bias for the Phase Comparators and Desaturation Comparator. It is also used to provide power to the internal steady state trickle charge pump and to energize the hold off circuit.

## 5.2.8 Phase B (PHASEB)

This pin is the totem pole output of the Phase B comparator. This output is low when the voltage on Phase B high-side source (source of the high-side load FET) is less than 50 percent of  $V_{SUP}$ .

## 5.2.9 Phase C (PHASEC)

This pin is the totem pole output of the Phase C comparator. This output is low when the voltage on Phase C high-side source (source of the high-side load FET) is less than 50 percent of  $V_{SUP}$ .

## 5.2.10 Phase A High-side Input ( $\overline{PA\_HS}$ )

This input logic signal pin enables the high-side driver for Phase A. The signal is active low, and is pulled up by an internal current source.

## 5.2.11 Phase A Low-side Input (PA\_LS)

This input logic signal pin enables the low-side driver for Phase A. The signal is active high, and is pulled down by an internal current sink.

## 5.2.12 VDD Voltage Regulator (VDD)

VDD is an internally generated 5.0 V supply. The internal regulator provides continuous power to the IC and is a supply reference for the SPI port. A 0.47  $\mu\text{F}$  (min.) decoupling capacitor must be connected to this pin. This regulator is intended for internal IC use and can supply only a small (1.0 mA) external load current.

A power-on-reset (POR) circuit monitors this pin and until the voltage rises above the threshold, the internal logic resets; driver outputs are tri-stated, and SPI communication disabled. The VDD regulator can be disabled by asserting the RST signal low. The VDD regulator is powered from the VPWR pin.

## 5.2.13 Phase B High-side Control Input ( $\overline{PB\_HS}$ )

This pin is the input logic signal, enabling the high-side driver for Phase B. The signal is active low, and is pulled up by an internal current source.

## 5.2.14 Phase B Low-side Input (PB\_LS)

This pin is the input logic signal, enabling the low-side driver for Phase B. The signal is active high, and is pulled down by an internal current sink.

## 5.2.15 Interrupt (INT)

The Interrupt pin is a totem pole logic output. When a fault is detected, this pin pulls high until it is cleared by executing the Clear Interrupt command via the SPI port. The faults capable of causing an interrupt can be masked via the MASK0 and MASK1 SPI registers to customize the response.

## 5.2.16 Chip Select ( $\overline{CS}$ )

Chip select is a logic input which frames the SPI commands and enables the SPI port. This signal is active low, and is pulled up by an internal current source.

## 5.2.17 Serial In (SI)

The Serial In pin is used to input data to the SPI port. Clocked on the falling edge of SCLK, it is the most significant bit (MSB) first. This pin is pulled down by an internal current sink.

### 5.2.18 Serial Clock (SCLK)

This logic input is the clock is used for the SPI port. The SCLK typically runs at 3.0 MHz (up to 5.0 MHz) and is pulled down by an internal current sink.

### 5.2.19 Serial Out (SO)

Output data for the SPI port streams from this pin. It is tri-stated until  $\overline{CS}$  is low. New data appears on rising edges of SCLK in preparation for latching by the falling edge of SCLK on the master.

### 5.2.20 Phase C Low-side Input (PC\_LS)

This input logic pin enables the low-side driver for Phase C. This pin is an active high, and is pulled down by an internal current sink.

### 5.2.21 Phase C High-side Input ( $\overline{PC\_HS}$ )

This input logic pin enables the high-side driver for Phase C. This signal is active low, and is pulled up by an internal current source.

### 5.2.22 Amplifier Output (AMP\_OUT)

This pin is the output for the current sensing amplifier. It is also the sense input to the overcurrent comparator.

### 5.2.23 Amplifier Inverting Input (AMP\_N)

The inverting input to the current sensing amplifier.

### 5.2.24 Amplifier Non-Inverting Input (AMP\_P)

The non-inverting input to the current sensing amplifier.

### 5.2.25 Overcurrent Comparator Output (OC\_OUT)

The overcurrent comparator output is a totem pole logic level output. A logic high indicates an overcurrent condition.

### 5.2.26 Overcurrent Comparator Threshold (OC\_TH)

This input sets the threshold level of the overcurrent comparator.

### 5.2.27 Voltage Source Supply (VSS)

VSS is the ground reference for the logic interface and power supplies.

### 5.2.28 Ground (GND0,GND1)

These two pins are connected internally to VSS by a 1.0  $\Omega$  resistor. They provide device substrate connections and also the primary return path for ESD protection.

### 5.2.29 VLS Regulator Capacitor (VLS\_CAP)

This connection is for a capacitor which provides a low-impedance for switching currents on the gate drive. A low ESR decoupling capacitor, capable of sourcing the pulsed drive currents must be connected between this pin and VSS.

This is the same DC node as VLS, but it is physically placed on the opposite end of the IC to minimize the source impedance to the gate drive circuits.



### 5.2.30 Phase C Low-side Source (PC\_LS\_S)

The phase C low-side source is the pin used to return the gate currents from the low-side FET. Best performance is realized by connecting this node directly to the source of the low-side FET for phase C.

### 5.2.31 Phase C Low-side Gate (PC\_LS\_G)

This is the gate drive for the Phase C low-side output FET. It provides high-current through a low-impedance to turn on and off the low-side FET. A low-impedance drive ensures transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FET. This output has also been designed to resist the influence of negative currents.

### 5.2.32 Phase C High-side Source (PC\_HS\_S)

The source connection for the Phase C high-side output FET is the reference voltage for the gate drive on the high-side FET and also the low-voltage end of the bootstrap capacitor.

### 5.2.33 Phase C High-side Gate (PC\_HS\_G)

This is the gate drive for the Phase C high-side output FET. This pin provides the gate bias to turn the external FET on or off. The gate voltage is limited to about 15 V above the FET source voltage. A low-impedance drive is used, ensuring transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FETs. This output has also been designed to resist the influence of negative currents.

### 5.2.34 Phase C Bootstrap (PC\_BOOT)

This is the bootstrap capacitor connection for Phase C. A capacitor connected between PC\_HS\_S and this pin provides the gate voltage and current to drive the external FET gate. Typically, the bootstrap capacitor selection is 10 to 20 times the gate capacitance. The voltage across this capacitor is limited to about 15 V.

### 5.2.35 Phase B Low-side Source (PB\_LS\_S)

The Phase B low-side source is the pin used to return the gate currents from the Low-side FET. Best performance is realized by connecting this node directly to the source of the low-side FET for Phase B.

### 5.2.36 Phase B Low-side Gate (PB\_LS\_G)

This is the gate drive for the Phase B low-side output FET. It provides high-current through a low-impedance to turn on and off the low-side FET. A low-impedance drive ensures transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FET. This output has also been designed to resist the influence of negative currents.

### 5.2.37 Phase B High-side Source (PB\_HS\_S)

The source connection for the Phase B high-side output FET is the reference voltage for the gate drive on the high-side FET and also the low-voltage end of the bootstrap capacitor.

### 5.2.38 Phase B High-side Gate (PB\_HS\_G)

This is the gate drive for the Phase B high-side output FET. This pin provides the gate bias to turn the external FET on or off. The gate voltage is limited to about 15 V above the FET source voltage. A low-impedance drive is used, ensuring transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FETs. This output has also been designed to resist the influence of negative currents.

### 5.2.39 Phase B Bootstrap (PB\_BOOT)

This is the bootstrap capacitor connection for phase B. A capacitor connected between PC\_HS\_S and this pin provides the gate voltage and current to drive the external FET gate. Typically, the bootstrap capacitor selection is 10 to 20 times the gate capacitance. The voltage across this capacitor is limited to about 15 V.

## 5.2.40 PHASE A Low-side Source (PA\_LS\_S)

The Phase A low-side source is the pin used to return the gate currents from the low-side FET. Best performance is realized by connecting this node directly to the source of the low-side FET for phase A.

## 5.2.41 Phase A Low-side Gate (PA\_LS\_G)

This is the gate drive for the Phase A low-side output FET. It provides high-current through a low-impedance to turn on and off the low-side FET. A low-impedance drive ensures transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FET. This output has also been designed to resist the influence of negative currents.

## 5.2.42 Phase A High-side Source (PA\_HS\_S)

The source connection for the Phase A high-side output FET is the reference voltage for the gate drive on the high-side FET and also the low-voltage end of the bootstrap capacitor.

## 5.2.43 Phase A High-side Gate (PA\_HS\_G)

This is the gate drive for the Phase A high-side output FET. This pin provides the gate bias to turn the external FET on or off. The gate voltage is limited to about 15 V above the FET source voltage. A low-impedance drive is used, ensuring transient currents do not overcome an off-state driver and allow pulses of current to flow in the external FETs. This output has also been designed to resist the influence of negative currents.

## 5.2.44 Phase A Bootstrap (PA\_BOOT)

This is the bootstrap capacitor connection for phase A. A capacitor connected between PC\_HS\_S and this pin provides the gate voltage and current to drive the external FET gate. Typically, the bootstrap capacitor selection is 10 to 20 times the gate capacitance. The voltage across this capacitor is limited to about 15 V.

## 5.2.45 VLS Regulator (VLS)

VLS is the gate drive power supply regulated at approximately 15 V. This is an internally generated supply from VPWR. It is the source for the low-side gate drive voltage, and also the High-side bootstrap source. A low ESR decoupling capacitor, capable of sourcing the pulsed drive currents, must be connected between this pin and VSS.

## 5.2.46 VPWR Input (VPWR)

VPWR is the power supply input for VLS and VDD. Current flowing into this input recharges the bootstrap capacitors as well as supplying power to the low-side gate drivers and the VDD regulator. An internal regulator regulates the actual gate voltages. This pin can be connected to system battery voltage if power dissipation is not a concern.

## 5.2.47 Exposed Pad (EP)

The primary function of the exposed pad is to conduct heat out of the device. This pad may be connected electrically to the substrate of the device. The device performs as specified with the exposed pad un-terminated (floating). However, it is recommended the exposed pad be terminated to pin 29 (VSS) and the system ground.