# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# LIN system basis chip with dc motor pre-driver and current sense

The 33912G5/BAC is a Serial Peripheral Interface (SPI) controlled System Basis Chip (SBC), combining many frequently used functions in an MCU based system, plus a Local Interconnect Network (LIN) transceiver. The 33912 has a 5.0 V, 50 mA/60 mA low dropout regulator with full protection and reporting features. The device provides full SPI readable diagnostics and a selectable timing watchdog for detecting errant operation. The LIN Protocol Specification 2.0 and 2.1 compliant LIN transceiver has waveshaping circuitry which can be disabled for higher data rates.

Two 50 mA/60 mA high-side switches and two 150 mA/160 mA low-side switches with output protection are available. All outputs can be pulse-width modulated (PWM). Four high voltage inputs are available for use in contact monitoring, or as external wake-up inputs. These inputs can be used as high voltage Analog Inputs. The voltage on these pins is divided by a selectable ratio and available via an analog multiplexer.

The 33912 has three main operating modes: Normal (all functions available), Sleep ( $V_{DD}$  off, wake-up via LIN, wake-up inputs (L1-L4), cyclic sense and forced wake-up), and Stop ( $V_{DD}$  on with limited current capability, wake-up via CS, LIN bus, wake-up inputs, cyclic sense, forced wake-up and external reset).

The 33912 is compatible with LIN Protocol Specification 2.0, 2.1, and SAEJ2602-2. This device is powered using SMARTMOS technology.

### Features

- · Full-duplex SPI interface at frequencies up to 4.0 MHz
- · LIN transceiver capable of up to 100 kbps with wave shaping
- · Current sense module
- Four high voltage analog/logic Inputs
- Configurable window watchdog
- Switched/protected 5.0 V output (used for Hall sensors)
- Two 50 mA high-side and two 150 mA/160 mA low-side protected switches
- 5.0 V low drop regulator with fault detection and low voltage reset (LVR) circuitry

33912

# SYSTEM BASIS CHIP WITH LIN 2<sup>ND</sup> GENERATION AC SUFFIX (Pb-FREE) 98ASH70029A 32-PIN LQFP Applications

- Door module: window
- Lift, mirror, door lock, seat control switch
- Seat position motors, occupancy sensor
- Rain and light sensor, light control, sun roof
- Wiper, turning light, cruise control
- Climate: small motors, control panel
- Engine control: sensors, small motors




Figure 1. 33912 simplified application diagram



# 1 Orderable parts

The 33912G5 data sheet is within MC33912G5 product specifications, Pages 3 to 52 The 33912BAC data sheet is within MC33912BAC product specifications, Pages 53 to 103

### Table 1. Orderable part variations

Part number <sup>(1)</sup>	Temperature (T <sub>A</sub> )	Package	Generation	Changes
MC33912G5AC	-40 to 125 °C	-		<ol> <li>Increase ESD Gun IEC61000-4-2 (gun test contact with 150 pF, 330 ohm test conditions) performance to achieve ±6.0 kV min on the LIN pin.</li> </ol>
MC34912G5AC	-40 to 85 °C	32-LQFP	2.5	<ol> <li>Immunity against ISO7637 pulse 3b</li> <li>Reduce EMC emission level on LIN</li> <li>Improve EMC immunity against RF - target new specification including 3x68pF</li> </ol>
				5. Comply with J2602 conformance test
MC33912BAC	-40 to 125 °C		2.0	Initial release
MC34912BAC	-40 to 85 °C	1	2.0	

Notes

1. To order parts in Tape & Reel, add the R2 suffix to the part number.

2 MC33912G5 product specifications, Pages 3 to 52

# 3 Internal block diagram






Figure 2. 33912 simplified internal block diagram

# 4 Pin connections

# 4.1 Pinout diagram





A functional description of each pin can be found in the Functional pin description section beginning on page 23.

### Table 2. 33912 pin definitions

Pin	Pin name	Formal name	Definition
1	RXD	Receiver Output	This pin is the receiver output of the LIN interface which reports the state of the bus voltage to the MCU interface.
2	TXD	Transmitter Input	This pin is the transmitter input of the LIN interface which controls the state of the bus output.
3	MISO	SPI Output	SPI (Serial Peripheral Interface) data output. When $\overline{\text{CS}}$ is high, pin is in the high-impedance state.
4	MOSI	SPI Input	SPI (Serial Peripheral Interface) data input.
5	SCLK	SPI Clock	SPI (Serial Peripheral Interface) clock Input.
6	CS	SPI Chip Select	SPI (Serial Peripheral Interface) chip select input pin. $\overline{CS}$ is active low.
7	ADOUT0	Analog Output Pin 0	Analog Multiplexer Output.
8	PWMIN	PWM Input	High-side and Low-side Pulse Width Modulation Input.
9	RST	Internal Reset I/O	Bidirectional Reset I/O pin - driven low when any internal reset source is asserted. RST is active low.

### Table 2. 33912 pin definitions (continued)

Pin	Pin name	Formal name	Definition
10	IRQ	Internal Interrupt Output	Interrupt output pin, indicating wake-up events from Stop mode or events from Normal and Normal request modes. IRQ is active low.
11	ADOUT1	Analog Output Pin 1	Current sense analog output.
12	WDCONF	Watchdog Configuration Pin	This input pin is for configuration of the watchdog period and allows the disabling of the watchdog.
13	LIN	LIN Bus	This pin represents the single-wire bus transmitter and receiver.
14	LGND	LIN Ground Pin	This pin is the device LIN ground connection. It is internally connected to the PGND pin.
15 16	ISENSEL ISENSEH	Current Sense Pins	Current Sense differential inputs.
17 19	LS2 LS1	Low-side Outputs	Relay drivers low-side outputs.
18	PGND	Power Ground Pin	This pin is the device low-side ground connection. It is internally connected to the LGND pin.
20 21 22 23	L4 L3 L2 L1	Wake-up Inputs	These pins are the wake-up capable digital inputs <sup>(2)</sup> . In addition, all Lx inputs can be sensed analog via the analog multiplexer.
24 25	HS2 HS1	High-side Outputs	High-side switch outputs.
26 27	VS2 VS1	Power Supply Pin	These pins are device battery level power supply pins. VS2 is supplying the HSx drivers while VS1 supplies the remaining blocks. $^{(3)}$
28	NC	Not Connected	This pin can be left open or connected to any potential ground or power supply.
29	VSENSE	Voltage Sense Pin	Battery voltage sense input. <sup>(4)</sup>
30	HVDD	Hall Sensor Supply Output	+5.0 V switchable supply output pin. <sup>(5)</sup>
31	VDD	Voltage Regulator Output	+5.0 V main voltage regulator output pin. <sup>(6)</sup>
32	AGND	Analog Ground Pin	This pin is the device analog ground connection.

Notes

2. When used as digital input, a series 33 k $\Omega$  resistor must be used to protect against automotive transients.

3. Reverse battery protection series diodes must be used externally to protect the internal circuitry.

4. This pin can be connected directly to the battery line for voltage measurements. The pin is self protected against reverse battery connections. It is strongly recommended to connect a 10 k $\Omega$  resistor in series with this pin for protection purposes.

- 5. External capacitor (1.0  $\mu$ F < C < 10  $\mu$ F; 0.1  $\Omega$  < ESR < 5.0  $\Omega$ ) required.
- 6. External capacitor (2.0  $\mu$ F < C < 100  $\mu$ F; 0.1  $\Omega$  < ESR < 10  $\Omega$ ) required.

# 5 Electrical characteristics

# 5.1 Maximum ratings

### Table 3. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
Electrical ratir	ngs	1		1
V <sub>SUP(SS)</sub> V <sub>SUP(PK)</sub>	Supply Voltage at VS1 and VS2 • Normal Operation (DC) • Transient Conditions (load dump)	-0.3 to 27 -0.3 to 40	V	
V <sub>DD</sub>	Supply Voltage at VDD	-0.3 to 5.5	V	
V <sub>IN</sub> V <sub>IN(IRQ)</sub>	Input / Output Pins Voltage • CS, RST, SCLK, PWMIN, ADOUT0, ADOUT1, MOSI, MISO, TXD, RXD, HVDD • Interrupt Pin (IRQ)	-0.3 to V <sub>DD</sub> +0.3 -0.3 to 11	V	(7) (8)
V <sub>HS</sub>	HS1 and HS2 Pin Voltage (DC)	-0.3 to V <sub>SUP</sub> +0.3	V	
V <sub>LS</sub>	LS1 and LS2 Pin Voltage (DC)	-0.3 to 45	V	
V <sub>LxDC</sub> V <sub>LxTR</sub>	L1, L2, L3 and L4 Pin Voltage <ul> <li>Normal Operation with a series 33 k resistor (DC)</li> <li>Transient input voltage with external component (according to ISO7637-2) (See Figure 5, page 19)</li> </ul>	-18 to 40 ±100	V	
VISENSE	ISENSEH and ISENSEL Pin Voltage (DC)	-0.3 to 40	V	
V <sub>VSENSE</sub>	VSENSE Pin Voltage (DC)	-27 to 40	V	
V <sub>BUSDC</sub> V <sub>BUSTR</sub>	LIN Pin Voltage <ul> <li>Normal Operation (DC)</li> <li>Transient input voltage with external component (according to ISO7637-2) (See Figure 4, page 19)</li> </ul>	-18 to 40 -150 to 100	V	
I <sub>VDD</sub>	VDD output current	Internally Limited	А	

Notes

7. Exceeding voltage limits on specified pins may cause a malfunction or permanent damage to the device.

8. Extended voltage range for programming purpose only.

### Table 3. Maximum ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Value	Unit	Notes
	ESD Capability • AECQ100			
V <sub>ESD1-1</sub> V <sub>ESD1-2</sub> V <sub>ESD1-3</sub>	<ul> <li>Human Body Model - JESD22/A114 (C<sub>ZAP</sub> = 100 pF, R<sub>ZAP</sub> = 1500 Ω)</li> <li>LIN Pin</li> <li>L1, L2, L3, and L4</li> <li>all other Pins</li> <li>Charge Device Model - JESD22/C101 (C<sub>ZAP</sub> = 4.0 pF)</li> </ul>	±8.0k ±6.0k ±2000		
V <sub>ESD2-1</sub> V <sub>ESD2-2</sub>	<ul> <li>Corner Pins (Pins 1, 8, 9, 16, 17, 24, 25 and 32)</li> <li>All other Pins (Pins 2-7, 10-15, 18-23, 26-31)</li> <li>According to LIN Conformance Test Specification / LIN EMC Test Specification, August 2004 (C<sub>ZAP</sub> = 150 pF, R<sub>ZAP</sub> = 330 Ω)</li> </ul>	±750 ±500	v	
V <sub>ESD3-1</sub> V <sub>ESD3-2</sub> V <sub>ESD3-3</sub> V <sub>ESD3-4</sub>	• Contact Discharge, Unpowered • LIN pin with 220 pF • LIN pin without capacitor • VS1/VS2 (100 nF to ground) • Lx inputs (33 k $\Omega$ serial resistor) • According to IEC 61000-4-2 (C <sub>ZAP</sub> = 150 pF, R <sub>ZAP</sub> = 330 $\Omega$ )	±20k ±11k >±12k ±6000		
V <sub>ESD4-1</sub> V <sub>ESD4-2</sub> V <sub>ESD4-3</sub>	<ul> <li>Unpowered</li> <li>LIN pin with 220 pF and without capacitor</li> <li>VS1/VS2 (100 nF to ground)</li> <li>Lx inputs (33 kΩ serial resistor)</li> </ul>	±8000 ±8000 ±8000		

**Thermal ratings** 

T <sub>A</sub>	Operating Ambient Temperature 33912 34912	-40 to 125 -40 to 85	°C	(9)
Т <sub>Ј</sub>	Operating Junction Temperature	-40 to 150	°C	
T <sub>STG</sub>	Storage Temperature	-55 to 150	°C	
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient Natural Convection, Single Layer board (1s) Natural Convection, Four Layer board (2s2p)	85 56	°C/W	(9), (10) (9), (11)
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	23	°C/W	(12)
T <sub>PPRT</sub>	Peak Package Reflow Temperature During Reflow	Note 14	°C	(13), (14)

Notes

9. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

10. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.

11. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

12. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

13. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

14. NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.NXP.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

# 5.2 Static electrical characteristics

### Table 4. Static electrical characteristics

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
upply voltage r	ange (VS1, VS2)					
V <sub>SUP</sub>	Nominal Operating Voltage	5.5	-	18	V	
V <sub>SUPOP</sub>	Functional Operating Voltage	-	-	27	V	(15)
V <sub>SUPLD</sub>	Load Dump	-	-	40	V	
upply current ra	ange (V <sub>SUP</sub> = 13.5 V)			•		•
I <sub>RUN</sub>	Normal Mode (I <sub>OUT</sub> at V <sub>DD</sub> = 10 mA), LIN Recessive State	-	4.5	10	mA	(16)
I <sub>STOP</sub>	Stop Mode, VDD ON with $I_{OUT}$ = 100 µA, LIN Recessive State • 5.5 V < V <sub>SUP</sub> < 12 V • V <sub>SUP</sub> = 13.5 V • 13.5 V < V <sub>SUP</sub> < 18 V		47 62 180	80 90 400	μA	(16), (17 (18), (19
I <sub>SLEEP</sub>	Sleep Mode, VDD OFF, LIN Recessive State • 5.5 V < $V_{SUP}$ < 12 V • $V_{SUP}$ = 13.5 V • 13.5 V $\leq V_{SUP}$ < 18 V		27 33 160	35 48 300	μA	(16), (1
ICYCLIC	Cyclic Sense Supply Current Adder	_	10	_	μA	(20)
upply under/ov	ervoltage detections	1				
V <sub>BATFAIL</sub> V <sub>BATFAIL_</sub> Hys	Power-On Reset (BATFAIL) • Threshold (measured on VS1) • Hysteresis (measured on VS1)	1.5 -	3.0 0.9	3.9 -	V	(21), (20
V <sub>SUV</sub> V <sub>SUV_HYS</sub>	V <sub>SUP</sub> Undervoltage Detection (VSUV Flag) (Normal and Normal Request Modes, Interrupt Generated) • Threshold (measured on VS1) • Hysteresis (measured on VS1)	5.55 -	6.0 0.2	6.6 _	V	
V <sub>SOV</sub> V <sub>SOV_HYS</sub>	V <sub>SUP</sub> Overvoltage Detection (VSOV Flag) (Normal and Normal Request Modes, Interrupt Generated) • Threshold (measured on VS1) • Hysteresis (measured on VS1)	18	19.25 1.0	20.5	V	

Notes

15. Device is fully functional. All features are operating.

16. Total current ( $I_{VS1}$  +  $I_{VS2}$ ) measured at GND pins excluding all loads, cyclic sense disabled.

17. Total I<sub>DD</sub> current (including loads) below 100  $\mu$ A.

18. Stop and Sleep Modes current increases if V<sub>SUP</sub> exceeds13.5 V.

19. This parameter is guaranteed after 90 ms.

20. This parameter is guaranteed by process monitoring but not production tested.

21. The Flag is set during power up sequence. To clear the flag, a SPI read must be performed.

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
tage regulato	or <sup>(22)</sup> (VDD)					•
V <sub>DDRUN</sub>	Normal Mode Output Voltage • 1.0 mA < I <sub>VDD</sub> < 50 mA; 5.5 V < V <sub>SUP</sub> < 27 V	4.75	5.00	5.25	V	
IVDDRUN	Normal Mode Output Current Limitation	60	110	200	mA	
V <sub>DDDROP</sub>	Dropout Voltage • I <sub>VDD</sub> = 50 mA	-	0.1	0.25	V	(23)
V <sub>DDSTOP</sub>	Stop Mode Output Voltage • I <sub>VDD</sub> < 5.0 mA	4.75	5.0	5.25	V	
IVDDSTOP	Stop Mode Output Current Limitation	6.0	13	36	mA	
LR <sub>RUN</sub> LR <sub>STOP</sub>	Line Regulation • Normal Mode, 5.5 V < V <sub>SUP</sub> < 18 V; I <sub>VDD</sub> = 10 mA • Stop Mode, 5.5 V < V <sub>SUP</sub> < 18 V; I <sub>VDD</sub> = 1.0 mA			25 25	mV	
LD <sub>RUN</sub> LD <sub>STOP</sub>	Load Regulation • Normal Mode, 1.0 mA < I <sub>VDD</sub> < 50 mA • Stop Mode, 0.1 mA < I <sub>VDD</sub> < 5.0 mA			80 50	mV	
T <sub>PRE</sub>	Overtemperature Prewarning (Junction) <ul> <li>Interrupt generated, VDDOT Bit Set</li> </ul>	90	115	140	°C	(24)
T <sub>PRE_HYS</sub>	Overtemperature Prewarning Hysteresis	-	13	-	°C	(24)
T <sub>SD</sub>	Overtemperature Shutdown Temperature (Junction)	150	170	190	°C	(24)
T <sub>SD_HYS</sub>	Overtemperature Shutdown Hysteresis	-	13	-	°C	(24)

Hall sensor supply output <sup>(25)</sup> (HVDD)

H <sub>VDDACC</sub>	V <sub>DD</sub> Voltage matching H <sub>VDDACC</sub> = (HVDD-VDD) / VDD * 100% • I <sub>HVDD</sub> = 15 mA	-2.0	-	2.0	%	
I <sub>HVDD</sub>	Current Limitation	20	35	50	mA	
H <sub>VDDDROP</sub>	Dropout Voltage • I <sub>HVDD =</sub> 15 mA; I <sub>VDD</sub> = 5.0 mA	-	160	300	mV	
LR <sub>HVDD</sub>	Line Regulation • I <sub>HVDD</sub> = 5.0 mA; I <sub>VDD</sub> = 5.0 mA	-	-	40	mV	
LD <sub>HVDD</sub>	Load Regulation • 1.0 mA > I <sub>HVDD</sub> > 15 mA; I <sub>VDD</sub> = 5.0 mA	-	-	20	mV	

Notes

22. Specification with external capacitor 2.0  $\mu$ F < C < 100  $\mu$ F and 100 m $\Omega$  ≤ ESR ≤ 10  $\Omega$ .

23. Measured when voltage has dropped 250 mV below its nominal Value (5.0 V).

24. This parameter is guaranteed by process monitoring but not production tested.

25. Specification with external capacitor 1.0  $\mu$ F < C < 10  $\mu$ F and 100 m $\Omega \le$  ESR  $\le$  10  $\Omega$ .

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
GT input/outpu	ut pin (RST)					
VRSTTH	VDD Low Voltage Reset Threshold	4.3	4.5	4.7	V	
V <sub>OL</sub>	Low-state Output Voltage • $I_{OUT}$ = 1.5 mA; 3.5 V $\leq$ V <sub>SUP</sub> $\leq$ 27 V	0.0	_	0.9	V	
I <sub>ОН</sub>	High-state Output Current (0 V < V <sub>OUT</sub> < 3.5 V)	-150	-250	-350	μA	
I <sub>PD_MAX</sub>	Pull-down Current Limitation (internally limited) $V_{OUT} = V_{DD}$	1.5	_	8.0	mA	
VIL	Low-state Input Voltage	-0.3	_	0.3 x V <sub>DD</sub>	V	
V <sub>IH</sub>	High-state Input Voltage	0.7 x V <sub>DD</sub>	_	V <sub>DD</sub> +0.3	V	
SO SPI outpu	t pin (MISO)	1 1				
V <sub>OL</sub>	Low-state Output Voltage • I <sub>OUT</sub> = 1.5 mA	0.0	_	1.0	V	
V <sub>OH</sub>	High-state Output Voltage • I <sub>OUT</sub> = -250 μA	V <sub>DD</sub> -0.9	_	V <sub>DD</sub>	V	
I <sub>TRIMISO</sub>	Tri-state Leakage Current • 0 V $\leq$ V <sub>MISO</sub> $\leq$ V <sub>DD</sub>	-10	-	10	μA	
Pl input pins (l	NOSI, SCLK, CS)	1 1				
V <sub>IL</sub>	Low-state Input Voltage	-0.3	_	0.3 x V <sub>DD</sub>	V	
V <sub>IH</sub>	High-state Input Voltage	0.7 x V <sub>DD</sub>	_	V <sub>DD</sub> +0.3	V	
I <sub>IN</sub>	MOSI, SCLK Input Current • $0 V \le V_{IN} \le V_{DD}$	-10	_	10	μA	
I <sub>PUCS</sub>	$\overline{\text{CS}} \text{ Pull-up Current} \\ \bullet 0 \text{ V} < \text{V}_{\text{IN}} < 3.5 \text{ V}$	10	20	30	μA	
terrupt output	t pin (IRQ)			1		
V <sub>OL</sub>	Low-state Output Voltage • I <sub>OUT</sub> = 1.5 mA	0.0	_	0.8	V	
V <sub>OH</sub>	High-state Output Voltage • I <sub>OUT</sub> = -250 μA	V <sub>DD</sub> -0.8	_	V <sub>DD</sub>	V	
I <sub>OUT</sub>	Leakage Current • $V_{DD} \le V_{OUT} \le 10 \text{ V}$	-	_	2.0	mA	
llse width mo	dulation input pin (PWMIN)	I		_11		1
V <sub>IL</sub>	Low-state Input Voltage	-0.3	-	0.3 x V <sub>DD</sub>	V	
V <sub>IH</sub>	High-state Input Voltage	0.7 x V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	
I <sub>PUPWMIN</sub>	Pull-up current • 0 V < V <sub>IN</sub> < 3.5 V	10	20	30	μA	

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
h-side output	s HS1 and HS2 Pins (HS1, HS2)					
R <sub>DS(on)</sub>			- - -	7.0 10 14	Ω	(26)
I <sub>LIMHSX</sub>	Output Current Limitation • 0 V < V <sub>OUT</sub> < V <sub>SUP</sub> - 2.0 V	60	90	250	mA	(27)
I <sub>OLHSX</sub>	Open Load Current Detection	-	5.0	7.5	mA	(28)
I <sub>LEAK</sub>	Leakage Current • -0.2 V < V <sub>HSX</sub> < V <sub>S2</sub> + 0.2 V	-	-	10	μΑ	
V <sub>THSC</sub>	Short-circuit Detection Threshold • 5.5 V < V <sub>SUP</sub> < 27 V	V <sub>SUP</sub> -2.0	_	-	V	(29)
T <sub>HSSD</sub>	Overtemperature Shutdown	140	160	180	°C	(30), (3
T <sub>HSSD HYS</sub>	Overtemperature Shutdown Hysteresis	_	10	-	°C	(34)

R <sub>DS(on)</sub>	Output Drain-to-Source On Resistance         • $T_J = 25 \degree C$ , $I_{LOAD} = 150 \mbox{ mA}$ , $V_{SUP} > 9.0 \mbox{ V}$ • $T_J = 125 \degree C$ , $I_{LOAD} = 150 \mbox{ mA}$ , $V_{SUP} > 9.0 \mbox{ V}$ • $T_J = 125 \degree C$ , $I_{LOAD} = 120 \mbox{ mA}$ , $5.5 \mbox{ V} < V_{SUP} < 9.0 \mbox{ V}$		- - -	2.5 4.5 10	Ω	
I <sub>LIMLSX</sub>	Output Current Limitation • 2.0 V < V <sub>OUT</sub> < V <sub>SUP</sub>	160	275	350	mA	(31)
I <sub>OLLSX</sub>	Open Load Current Detection	-	7.5	12	mA	(32)
I <sub>LEAK</sub>	Leakage Current • -0.2 V < V <sub>OUT</sub> < VS1	-	_	10	μA	
V <sub>CLAMP</sub>	Active Output Energy Clamp • I <sub>OUT</sub> = 150 mA	V <sub>SUP</sub> +2.0	_	V <sub>SUP</sub> +5.0	V	
V <sub>THSC</sub>	Short-circuit Detection Threshold • 5.5 V < V <sub>SUP</sub> < 27 V	2.0	_	-	V	(29)
T <sub>LSSD</sub>	Overtemperature Shutdown	140	160	180	°C	(33), (34)
T <sub>LSSD_HYS</sub>	Overtemperature Shutdown Hysteresis	-	10	-	°C	

Notes

26. This parameter is production tested up to  $T_A$  = 125 °C, and guaranteed by process monitoring up to  $T_J$  = 150 °C.

27. When overcurrent occurs, the corresponding high-side stays ON with limited current capability and the HSxCL flag is set in the HSSR.

28. When open load occurs, the flag (HSxOP) is set in the HSSR.

29. HS and LS automatically shutdown if HSOT or LSOT occurs or if the HVSE flag is enabled and an overvoltage occurs.

30. When overtemperature shutdown occurs, both high-sides are turned off. All flags in HSSR are set.

31. When overcurrent occurs, the corresponding low-side stays ON with limited current capability and the LSxCL flag is set in the LSSR.

32. When open load occurs, the flag (LSxOP) is set in the LSSR.

33. When overtemperature shutdown occurs, both low-sides are turned off. All flags in LSSR are set.

34. Guaranteed by characterization but not production tested

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
L1, L2, L3 and L4	input pins (L1, L2, L3, L4)					
V <sub>THL</sub>	Low Detection Threshold • 5.5 V < V <sub>SUP</sub> < 27 V	2.0	2.5	3.0	V	(35)
V <sub>THH</sub>	High Detection Threshold • 5.5 V < V <sub>SUP</sub> < 27 V	3.0	3.5	4.0	V	(35)
V <sub>HYS</sub>	/steresis • 5.5 V < V <sub>SUP</sub> < 27 V		0.8	1.4	V	(35)
I <sub>IN</sub>	Input Current • -0.2 V < V <sub>IN</sub> < VS1		_	10	μA	(36)
R <sub>LXIN</sub>	Analog Input Impedance	800	1300	2000	kΩ	(37)
RATIO <sub>LX</sub>	Analog Input Divider Ratio (RATIO <sub>Lx</sub> = V <sub>Lx</sub> / V <sub>ADOUT0</sub> ) • LXDS (Lx Divider Select) = 0 • LXDS (Lx Divider Select) = 1	0.95 3.42	1.0 3.6	1.05 3.78		
V <sub>RATIOLx-OFFSET</sub>	Analog Output offset Ratio • LXDS (Lx Divider Select) = 0 • LXDS (Lx Divider Select) = 1	-80 -22	6.0 2.0	80 22	mV	
LX <sub>MATCHING</sub>	Analog Inputs Matching • LXDS (Lx Divider Select) = 0 • LXDS (Lx Divider Select) = 1		100 100	104 104	%	
Window watchdog	g configuration pin (WDCONF) <sup>(38)</sup>		•			•
R <sub>EXT</sub>	External Resistor Range	20	-	200	kΩ	
WD <sub>ACC</sub>	Watchdog Period Accuracy with External Resistor (Excluding Resistor Accuracy)	-15	-	15	%	(39)
Analog multiplexe	r					
Vadout0_temp	Temperature Sense Analog Output Voltage • $T_A = -40 \text{ °C}$ • $T_A = 25 \text{ °C}$ • $T_A = 125 \text{ °C}$	2.0 2.8 3.6	- 3.0 -	2.8 3.6 4.6	V	
V <sub>ADOUT0_25</sub>	Temperature Sense Analog Output Voltage per characterization $\bullet$ T <sub>A</sub> = 25 °C	3.1	3.15	3.2	V	(40)
S <sub>TTOV</sub>	Internal Chip Temperature Sense Gain	9.0	10.5	12	mV/K	
S <sub>TTOV_3T</sub>	Internal Chip Temperature Sense Gain per characterization at 3 temperatures. See Figure 16. Temperature sense gain9.910.2		10.2	10.5	mV/K	(40)
RATIO <sub>VSENSE</sub>	VSENSE Input Divider Ratio (RATIO <sub>VSENSE</sub> = V <sub>VSENSE</sub> / V <sub>ADOUT0</sub> ) • 5.5 V < V <sub>SUP</sub> < 27 V	5.0	5.25	5.5		
RATIO <sub>VSENSECZ</sub>	VSENSE Input Divider Ratio (RATIOVSENSE=V <sub>SENSE</sub> /V <sub>ADOUT0</sub> ) per characterization • 5.5 <v<sub>SUP&lt; 27 V</v<sub>	5.15	5.25	5.35		(40)

Notes

35. The unused Lx pins must be connected to ground.

36. Analog multiplexer input disconnected from Lx input pin.

37. Analog multiplexer input connected to Lx input pin.

38. For  $V_{\mbox{SUP}}$  4.7 V to 18 V

39. Watchdog timing period calculation formula:  $t_{PWD}$  [ms] = [0.466 \* (R<sub>EXT</sub> - 20)] + 10 with (R<sub>EXT</sub> in k $\Omega$ )

40. These limits have been defined after laboratory characterization on 3 lots and 30 samples. These tighten limits could not be guaranteed by production test.

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Analog multiplexe	r (continued)			<u> </u>		
OFFSET <sub>VSENSE</sub>	VSENSE Output Related Offset	-30	-10	30	mV	
OFFSET <sub>VSENSE_C</sub> z	V <sub>SENSE</sub> Output Related Offset per characterization	-30	-12.6	0	mV	(41)
Analog outputs (A	DOUT0 and ADOUT1)	·				•
V <sub>OUT_MAX</sub>	V <sub>OUT_MAX</sub> Maximum Output Voltage • -5.0 mA < I <sub>O</sub> < 5.0 mA		_	V <sub>DD</sub>	V	
V <sub>OUT_MIN</sub>	Minimum Output Voltage • -5.0 mA < I <sub>O</sub> < 5.0 mA	0.0	_	0.35	V	
Current sense am	plifier (ISENSEH, ISENSEL)			•		
G	Gain • CSGS (Current Sense Gain Select) = 0 • CSGS (Current Sense Gain Select) = 1	29 14	30 14.5	31 15		
DIFF	Differential Input Impedance • CSGS (Current Sense Gain Select) = 0 • CSGS (Current Sense Gain Select) = 1	2.0 5.0	10 20	30 50	kΩ	
СМ	Common Mode Input Impedance • CSGS (Current Sense Gain Select) = 0 • CSGS (Current Sense Gain Select) = 1	100 100		200 200	kΩ	
V <sub>IN</sub>	ISENSEH, ISENSEL Input Voltage Range	-0.2	_	3.0	V	
V <sub>IN_OFFSET</sub>	Input Offset Voltage • CSAZ (Current Sense Auto Zero) = 0 • CSAZ (Current Sense Auto Zero) = 1	-15 -2.0		15 2.0	mV	
RxD output pin (L	N physical layer) (RxD)	1 1				
V <sub>OL</sub>	Low-state Output Voltage • I <sub>OUT</sub> = 1.5 mA	0.0	_	0.8	V	
V <sub>OH</sub>	High-state Output Voltage • I <sub>OUT</sub> = -250 μA	V <sub>DD</sub> -0.8	_	V <sub>DD</sub>	V	
TXD input pin (LIN	l physical layer) (TXD)					
V <sub>IL</sub>	Low-state Input Voltage	-0.3	_	0.3 x V <sub>DD</sub>	V	
V <sub>IH</sub>	High-state Input Voltage	0.7 x V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	
I <sub>PUIN</sub>	Pin Pull-up Current, 0 V < V <sub>IN</sub> < 3.5 V	10	20	30	μA	
LIN physical layer	with J2602 feature enabled (bit DIS_J2602 = 0)					
V <sub>TH_UNDER_</sub> VOLTA GE	LIN Undervoltage threshold • Positive and Negative threshold (V <sub>THP</sub> , V <sub>THN</sub> )	5.0	-	6.0	V	
V <sub>J2602_DEG</sub>	Hysteresis (V <sub>THP</sub> - V <sub>THN</sub> )	-	400	-	mV	1

Notes

41. These limits have been defined after laboratory characterization on 3 lots and 30 samples. These tighten limits could not be guaranteed by production test.

#### 33912

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic		Тур.	Max.	Unit	Notes
LIN physical laye	r, transceiver (LIN) <sup>(42)</sup>					
V <sub>BAT</sub>	Operating Voltage Range	8.0	-	18	V	
V <sub>SUP</sub>	Supply Voltage Range	7.0	-	18	V	
V <sub>SUP_NON_OP</sub>	Voltage Range within which the device is not destroyed	-0.3	-	40	V	
I <sub>BUS_LIM</sub>	Current Limitation for Driver Dominant State • Driver ON, V <sub>BUS</sub> = 18 V	40	90	200	mA	
I <sub>BUS_PAS_DOM</sub>	Input Leakage Current at the receiver • Driver off; V <sub>BUS</sub> = 0 V; V <sub>BAT</sub> = 12 V	-1.0	-	_	mA	
I <sub>BUS_PAS_REC</sub>	Leakage Output Current to GND • Driver Off; 8.0 V < V <sub>BAT</sub> < 18 V; 8.0 V < V <sub>BUS</sub> < 18 V; V <sub>BUS</sub> ≥ V <sub>BAT</sub>	_	_	20	μA	
I <sub>BUS_NO_GND</sub>	Control unit disconnected from ground • GND <sub>DEVICE</sub> = V <sub>SUP</sub> ; V <sub>BAT</sub> = 12 V; 0 < V <sub>BUS</sub> < 18 V	-1.0	-	1.0	mA	(43)
I <sub>BUSNO_BAT</sub>	V <sub>BAT</sub> Disconnected; V <sub>SUP_DEVICE</sub> = GND; 0 V < V <sub>BUS</sub> < 18 V	_	-	100	μA	(44)
V <sub>BUSDOM</sub>	Receiver Dominant State	_	-	0.4	V <sub>SUP</sub>	
V <sub>BUSREC</sub>	Receiver Recessive State	0.6	_	-	V <sub>SUP</sub>	
V <sub>BUS_CNT</sub>	Receiver Threshold Center • (V <sub>TH_DOM</sub> + V <sub>TH_REC</sub> )/2	0.475	0.5	0.525	V <sub>SUP</sub>	
V <sub>HYS</sub>	Receiver Threshold Hysteresis • (V <sub>TH_REC</sub> - V <sub>TH_DOM</sub> )	-	-	0.175	V <sub>SUP</sub>	
V <sub>SERDIODE</sub>	Voltage Drop at the serial Diode in pull-up path	0.4		1.0	V	
V <sub>SHIFT_BAT</sub>	VBAT_SHIFT	0		11.5%	V <sub>BAT</sub>	
V <sub>SHIFT_GND</sub>	GND_SHIFT			11.5%	V <sub>BAT</sub>	
V <sub>BUSWU</sub>	/ <sub>BUSWU</sub> LIN Wake-up threshold from Stop or Sleep mode		5.3	5.8	V	(45)
R <sub>SLAVE</sub>	LIN Pull-up Resistor to V <sub>SUP</sub>	20	30	60	kΩ	
T <sub>LINSD</sub>	Overtemperature Shutdown	140	160	180	°C	(46)
T <sub>LINSD_HYS</sub>	Overtemperature Shutdown Hysteresis	-	10	-	°C	

Notes

42. Parameters guaranteed for 7.0 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V.

43. Loss of local ground must not affect communication in the residual network.

44. Node has to sustain the current which can flow under this condition. Bus must remain operational under this condition.

45. This parameter is 100% tested on an Automatic Tester. However, since it has not been monitored during reliability stresses, NXP does not guarantee this parameter during the product's life time.

46. When overtemperature shutdown occurs, the LIN bus goes in recessive state and the flag LINOT in LINSR is set.

# 5.3 Dynamic electrical characteristics

### Table 5. Dynamic electrical characteristics

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Note
l interface tin	ning (see <u>Figure 13</u> , page <u>22</u> )		•			•
f <sub>SPIOP</sub>	SPI Operating Frequency	-	_	4.0	MHz	
t <sub>PSCLK</sub>	SCLK Clock Period	250	_	N/A	ns	
t <sub>WSCLKH</sub>	SCLK Clock High Time	110	_	N/A	ns	(47)
t <sub>WSCLKL</sub>	SCLK Clock Low Time	110	_	N/A	ns	(47)
t <sub>LEAD</sub>	Falling Edge of CS to Rising Edge of SCLK	100	_	N/A	ns	(47)
t <sub>LAG</sub>	Falling Edge of SCLK to CS Rising Edge	100	_	N/A	ns	(47)
t <sub>SISU</sub>	MOSI to Falling Edge of SCLK	40	_	N/A	ns	(47)
t <sub>SIH</sub>	Falling Edge of SCLK to MOSI	40	_	N/A	ns	(47)
t <sub>RSO</sub>	MISO Rise Time • C <sub>L</sub> = 220 pF		40	-	ns	(47)
t <sub>FSO</sub>	MISO Fall Time • C <sub>L</sub> = 220 pF		40	_	ns	(47
t <sub>SOEN</sub> tsodis	Time from Falling or Rising Edges of CS to: - MISO Low-impedance - MISO High-impedance	0.0 0.0		50 50	ns	(47)
t <sub>VALID</sub>	Time from Rising Edge of SCLK to MISO Data Valid • 0.2 x V <sub>DD</sub> $\leq$ MISO $\geq$ 0.8 x V <sub>DD</sub> , C <sub>L</sub> = 100 pF	0.0	_	75	ns	(47)
T output pin						
t <sub>RST</sub>	Reset Low-level Duration After V <sub>DD</sub> High (see Figure 12, page 22)	0.65	1.0	1.35	ms	
t <sub>RSTDF</sub>	Reset Deglitch Filter Time	350	480	900	ns	
ndow watchd	og configuration pin (WDCONF)		1	1	1	
t <sub>PWD</sub>	<ul> <li>Watchdog Time Period</li> <li>External Resistor R<sub>EXT</sub> = 20 kΩ (1%)</li> <li>External Resistor R<sub>EXT</sub> = 200 kΩ (1%)</li> <li>Without External Resistor R<sub>EXT</sub> (WDCONF Pin Open)</li> </ul>		10 94 150	11.5 108 205	ms	(48
rrent sense a	mplifier <sup>(47)</sup>	1	1	1	1	I
CMR	Common Mode Rejection Ratio	70	-	_	dB	
S\/D	Supply Voltage Dejection Datio	60	1	1	dD	(49

Olivii (		10			чь	
SVR	Supply Voltage Rejection Ratio		-	-	dB	(49)
GBP	Gain Bandwidth Product	0.75	3.0	_	MHz	
SR	Output Slew-Rate	0.5	-	-	V/µs	

Notes

47. This parameter is guaranteed by process monitoring but not production tested.

48. Watchdog timing period calculation formula:  $t_{PWD}$  [ms] = [0.466 \* (R<sub>EXT</sub> - 20)] + 10 with (R<sub>EXT</sub> in k $\Omega$ )

49. Analog Outputs are supplied by  $V_{\text{DD}}$  and from 100 Hz to 4.0 kHz

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
1, L2, L3 and L	4 inputs					•
t <sub>WUF</sub>	Lx Filter Time Deglitcher	8.0	20	38	μs	(50)
tate machine t	iming					
t <sub>STOP</sub>	Delay Between $\overline{\text{CS}}$ LOW-to-HIGH Transition (at End of SPI Stop Command) and Stop Mode Activation	_	_	5.0	μs	(50)
t <sub>NRTOUT</sub>	Normal Request Mode Timeout (see Figure 12, page 22)	110	150	205	ms	
T <sub>ON</sub>	Cyclic Sense ON Time from Stop and Sleep mode		200	270	μs	(51)
	Cyclic Sense Accuracy			+35	%	(50)
t <sub>S-ON</sub>	Delay Between the SPI Command and HS/LS Turn On • 9.0 V < V <sub>SUP</sub> < 27 V	_	-	10	μs	(52)
t <sub>S-OFF</sub>	Delay Between the SPI Command and HS/LS Turn Off • 9.0 V < V <sub>SUP</sub> < 27 V	S/LS Turn Off – – 10		μs	(52)	
t <sub>SNR2N</sub>	Delay Between Normal Request and Normal mode After a Watchdog Trigger Command (Normal Request Mode)	After a Watchdog 10 µs		μs	(50)	
t <sub>WU</sub> cs t <sub>WUSPI</sub>	Delay Between CS Wake-up (CS LOW to HIGH) in Stop mode and: • Normal Request mode, VDD ON and RST HIGH • First Accepted SPI Command	9.0 90	15 —	80 N/A	μs	
t <sub>2CS</sub>	Minimum Time Between Rising and Falling Edge on the CS	4.0	_	_	μs	

#### J2602 deglitcher

t <sub>J2602_DEG</sub>	V <sub>SUP</sub> Deglitcher • (DIS_J2602 = 0)	35	50	70	μs	(53)
------------------------	--------------------------------------------------	----	----	----	----	------

LIN physical layer: driver characteristics for normal slew rate - 20.0 kbit/sec according to lin physical layer specification<sup>(54), (55)</sup>

D1		0.396	_	_	
D2	$ \begin{array}{l} \mbox{Duty Cycle 2:} & & \\ \bullet \ TH_{REC(MIN)} = 0.422 \ ^* \ V_{SUP} & \\ \bullet \ TH_{DOM(MIN)} = 0.284 \ ^* \ V_{SUP} & \\ \bullet \ D2 = t_{BUS\_REC(MAX)} / (2 \ x \ t_{BIT}), \ t_{BIT} = 50 \ \mu s, \ 7.6 \ V \leq V_{SUP} \leq 18 \ V & \\ \end{array} $	_	_	0.581	

Notes

50. This parameter is guaranteed by process monitoring but not production tested.

51. This parameter is 100% tested on an Automatic Tester. However, since it has not been monitored during reliability stresses, NXP does not guarantee this parameter during the product's life time.

52. Delay between turn on or off command (rising edge on CS) and HS or LS ON or OFF, excluding rise or fall time due to external load.

53. This parameter has not been monitoring during operating life test.

54. Bus load R<sub>BUS</sub> and C<sub>BUS</sub> 1.0 nF / 1.0 kΩ, 6.8 nF / 660 Ω, 10 nF / 500 Ω. Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter.

55. See Figure 7, page 20.

Characteristics noted under conditions 5.5 V  $\leq$  V<sub>SUP</sub>  $\leq$  18 V, -40 °C  $\leq$  T<sub>A</sub>  $\leq$  125 °C for the 33912 and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C for the 34912, unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic		Тур.	Max.	Unit	Notes
N physical lay	er: driver characteristics for slow slew rate - 10.4 kbit/sec according t	to lin physic	al layer spe	cification <sup>(56)</sup>	, (57)	
D3		0.417	_	_		
D4	$ \begin{array}{l} \mbox{Duty Cycle 4:} & & \\ \bullet \ TH_{REC(MIN)} = 0.389 * V_{SUP} & & \\ \bullet \ TH_{DOM(MIN)} = 0.251 * V_{SUP} & & \\ \bullet \ D4 = t_{BUS\_REC(MAX)}/(2 \ x \ t_{BIT}), \ t_{BIT} = 96 \ \mu s, \ 7.6 \ V \leq V_{SUP} \leq 18 \ V & \\ \end{array} $	_	_	0.590		
IN physical lay	er: driver characteristics for fast slew rate					
SR <sub>FAST</sub>	LIN Fast Slew Rate (Programming mode)	—	20	—	V/µs	
IN physical lay	er: characteristics and wake-up timings <sup>(58)</sup>		•	1		
t <sub>REC_PD</sub>	Propagation Delay and Symmetry • Propagation Delay of Receiver, t <sub>REC_PD</sub> = MAX (t <sub>REC_PDR</sub> , t <sub>REC_PDF</sub> ) • Symmetry of Receiver Propagation Delay, t <sub>REC_PDF</sub> - t <sub>REC_PDR</sub>	-2.0	4.2	6.0 2.0	μs	(59)
t <sub>PROPWL</sub>	Bus Wake-up Deglitcher (Sleep and Stop modes)	42	70	95	μs	(60), (6 (61)
t <sub>WAKE_SLEEP</sub> t <sub>WAKE_STOP</sub>			 27	1500 35	μs	(62) (63)
t <sub>TXDDOM</sub>	TXD Permanent Dominant State Delay	0.65	1.0	1.35	S	
ulse width mod	lulation input pin (PWMIN)		1	1	1	1
			1	1		<u> </u>

f <sub>PWMIN</sub> PWMIN pin • Max. frequency to drive HS and LS output pins	-	10	-	kHz	(64)	
---------------------------------------------------------------------------------	---	----	---	-----	------	--

Notes

56. Bus load R<sub>BUS</sub> and C<sub>BUS</sub> 1.0 nF / 1.0 kΩ, 6.8 nF / 660 Ω, 10 nF / 500 Ω. Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See Figure 6, page 20.

57. See <u>Figure 8</u>, page <u>20</u>.

58. V<sub>SUP</sub> from 7.0 to 18 V, bus load R<sub>BUS</sub> and C<sub>BUS</sub> 1.0 nF / 1.0 kΩ, 6.8 nF / 660 Ω, 10 nF / 500 Ω. Measurement thresholds: 50% of TXD signal to LIN signal threshold defined at each parameter. See Figure 6, page 20.

59. See <u>Figure 9</u>, page <u>21</u>

60. See Figure 10, page 21 for Sleep and Figure 11, page 21 for Stop mode.


61. This parameter is tested on automatic tester but has not been monitoring during operating life test.

62. The measurement is done with 1.0 μF capacitor and 0mA current load on V<sub>DD</sub>. The value takes into account the delay to charge the capacitor. The delay is measured between the bus wake-up threshold (V<sub>BUSWU</sub>) rising edge of the LIN bus and when V<sub>DD</sub> reaches 3.0 V. See <u>Figure 10</u>, page <u>21</u>. The delay depends of the load and capacitor on V<sub>DD</sub>.


63. In Stop mode, the delay is measured between the bus wake-up threshold (V<sub>BUSWU</sub>) and the falling edge of the IRQ pin. See Figure 11, page 21.

64. This parameter is guaranteed by process monitoring but not production tested.


# 5.4 Timing diagrams



Note Waveform per ISO 7637-2. Test Pulses 1, 2, 3a, 3b.



Note Waveform per ISO 7637-2. Test Pulses 1, 2, 3a, 3b,.







Figure 6. Test circuit for LIN timing measurements








Figure 8. LIN timing measurements for slow slew rate






Figure 11. LIN wake-up stop mode timing








Figure	13. SPI	timing	characteristics
--------	---------	--------	-----------------

# 6 Functional description

# 6.1 Introduction

The 33912 was designed and developed as a highly integrated and cost-effective solution for automotive and industrial applications. For automotive body electronics, the 33912 is well suited to perform relay control in applications such as a window lift, sunroof, etc. via the LIN bus. Power switches are provided on the device configured as high-side and low-side outputs. Other ports are also provided, which include a current and voltage sense port, a Hall Sensor port supply, and four wake-up capable pins. An internal voltage regulator provides power to a MCU device.

Also included in this device is a LIN physical layer, which communicates using a single wire. This enables this device to be compatible with 3-wire bus systems, where one wire is used for communication, one for battery, and one for ground.

# 6.2 Functional pin description

See <u>Figure 1, 33912 simplified application diagram</u>, page <u>1</u>, for a graphic representation of the various pins referred to in the following paragraphs. Also, see the pin diagram on page <u>5</u> for a description of the pin locations in the package.

### 6.2.1 Receiver output pin (RXD)

The RXD pin is a digital output. It is the receiver output of the LIN interface and reports the state of the bus voltage: RXD Low when LIN bus is dominant, RXD High when LIN bus is recessive.

# 6.2.2 Transmitter input pin (TXD)

The TXD pin is a digital input. It is the transmitter input of the LIN interface and controls the state of the bus output (dominant when TXD is Low, recessive when TXD is High). This pin has an internal pull-up to force recessive state in case the input is left floating.

# 6.2.3 Lin bus pin (LIN)

The LIN pin represents the single-wire bus transmitter and receiver. It is suited for automotive bus systems and is compliant to the LIN bus specification 2.0, 2.1, and SAE J2602-2. The LIN interface is only active during Normal Mode. See Table <u>6.</u> <u>Operating modes overview</u>.

## 6.2.4 Serial data clock pin (SCLK)

The SCLK pin is the SPI clock input. MISO data changes on the positive transition of the SCLK. MOSI is sampled on the negative edge of the SCLK.

### 6.2.5 Master out slave in pin (MOSI)

The MOSI digital pin receives SPI data from the MCU. This data input is sampled on the negative edge of SCLK.

# 6.2.6 Master in slave out pin (MISO)

The MISO pin sends data to a SPI-enabled MCU. It is a digital tri-state output used to shift serial data to the microcontroller. Data on this output pin changes on the positive edge of the SCLK. When CS is High, this pin remains in the high-impedance state.

# 6.2.7 Chip select pin ( $\overline{CS}$ )

CS is an active low digital input. It must remain low during a valid SPI communication and allow for several devices to be connected in the same SPI bus without contention. A rising edge on CS signals the end of the transmission and the moment the data shifted in is latched. A valid transmission must consist of 8 bits only. While in STOP mode, a low-to-high level transition on this pin generates a wake-up condition for the 33912.

### 6.2.8 Analog multiplexer pin (ADOUT0)

The ADOUT0 pin can be configured via the SPI to allow the MCU A/D converter to read the several inputs of the Analog Multiplexer, including the VSENSE, L1, L2, L3, L4 input voltages, and the internal junction temperature.

## 6.2.9 Current sense amplifier pin (ADOUT1)

The ADOUT1 pin is an analog interface to the MCU A/D converter. It allows the MCU to read the output of the current sense amplifier.

# 6.2.10 PWM input control pin (PWMIN)

This digital input can control the high-sides and low-sides drivers in Normal Request and Normal mode. To enable PWM control, the MCU must perform a write operation to the High-side Control register (HSCR) or the Low-side Control register (LSCR). This pin has an internal 20  $\mu$ A current pull-up.

# 6.2.11 Reset pin (RST)

This bidirectional pin is used to reset the MCU in case the 33912 detects a reset condition, or to inform the 33912 the MCU has just been reset. After release of the RST pin, Normal Request mode is entered.

The  $\overline{\text{RST}}$  pin is an active low filtered input and output formed by a weak pull-up and a switchable pull-down structure which allows this pin to be shorted either to V<sub>DD</sub> or to GND during software development, without the risk of destroying the driver.

# 6.2.12 Interrupt pin (IRQ)

The IRQ pin is a digital output used to signal events or faults to the MCU while in Normal and Normal Request mode or to signal a wakeup from Stop mode. This active low output transitions to high only after the interrupt is acknowledged by a SPI read of the respective status bits.

### 6.2.13 Watchdog configuration pin (WDCONF)

The WDCONF pin is the configuration pin for the internal watchdog. A resistor can be connected to this pin to configure the window watchdog period. When connected directly to ground, the watchdog is disabled. When this pin is left open, the watchdog period is fixed to its lower precision internal default value (150 ms typical).

# 6.2.14 Ground connection pins (AGND, PGND, LGND)

The AGND, PGND, and LGND pins are the Analog and Power ground pins. The AGND pin is the ground reference of the voltage regulator and the current sense module. The PGND and LGND pins are used for high current load return as in the relay-drivers and LIN interface pin. Note: PGND, AGND, And LGND pins must be connected together.

## 6.2.15 Current sense amplifier input pins (ISENSEH and ISENSEL)

The ISENSEH and ISENSEL pins are the input pins of a ground compatible differential amplifier designed to be used to sense the voltage drop over a shunt resistor. The main purpose of this amplifier is to implement accurate current sensors. The gain of the differential amplifier can be set by the SPI.

# 6.2.16 Low-side pins (LS1 and LS2)

LS1 and LS2 are the low-side driver outputs. Those outputs are short-circuit protected and include active clamp circuitry to drive inductive loads. Due to the energy clamp voltage on this pin, it can raise above the battery level when switched off. The switches are controlled through the SPI and can be configured to respond to a signal applied to the PWMIN input pin. Both low-side switches are protected against overheating. In case of VS1 disconnection and the low-sides are still supplied by V<sub>BAT</sub> through a load, both low-sides has a VDS voltage equal to the clamping value, as stated in the specification.

# 6.2.17 Digital/analog pins (L1, L2, L3, and L4)

The Lx pins are multi purpose inputs. They can be used as digital inputs, which can be sampled by reading the SPI and used for wakeup when 33912 is in Low-power mode or used as analog inputs for the analog multiplexer. When used to sense voltage outside the module, a 33 k $\Omega$  series resistor must be used on each input.

When used as wake-up inputs L1-L4 can be configured to operate in cyclic-sense mode. In this mode one or both of the high-side switches are configured to be periodically turned on and sample the wake-up inputs. If a state change is detected between two cycles a wake-up is initiated. The 33912 can also wake-up from Stop or Sleep by a simple state change on L1-L4.

When used as analog inputs, the voltage present on the Lx pins is scaled down by an selectable internal voltage divider and can be routed to the ADOUT0 output through the analog multiplexer. When an Lx input is not selected in the analog multiplexer, the voltage divider is disconnected from this input.

Note: If an Lx input is selected in the analog multiplexer, it is disabled as a digital input and remains disabled in Low-power mode. No wake-up feature is available in this condition.

# 6.2.18 High-side output pins (HS1 and HS2)

These two high-side switches are able to drive loads such as relays or lamps. Their structures are connected to the VS2 supply pin. The pins are short-circuit protected and both outputs are also protected against overheating. HS1 and HS2 are controlled by the SPI and can respond to a signal applied to the PWMIN input pin. HS1 and HS2 outputs can also be used during low-power mode for the cyclic-sense of the wake inputs.

# 6.2.19 Power supply pins (VS1 and VS2)

Those are the battery level voltage supply pins. In an application, VS1 and VS2 pins must be protected against reverse battery connection and negative transient voltages with external components. These pins sustain standard automotive voltage conditions such as a load dump at 40 V. The high-side switches (HS1 and HS2) are supplied by the VS2 pin. All other internal blocks are supplied by the VS1 pin.

## 6.2.20 Voltage sense pin (VSENSE)

This input can be connected directly to the battery line. It is protected against battery reverse connection. The voltage present in this input is scaled down by an internal voltage divider, and can be routed to the ADOUT0 output pin and used by the MCU to read the battery voltage. The ESD structure on this pin allows for excursion up to +40 V and down to -27 V, allowing this pin to be connected directly to the battery line. It is strongly recommended to connect a 10 k $\Omega$  resistor in series with this pin for protection purposes.

## 6.2.21 Hall sensor switchable supply pin (HVDD)

This pin provides a switchable supply for external hall sensors. While in Normal mode, this current limited output can be controlled through the SPI. The HVDD pin needs to be connected to an external capacitor to stabilize the regulated output voltage.

# 6.2.22 +5.0 V main regulator output pin (VDD)

An external capacitor has to be placed on the VDD pin to stabilize the regulated output voltage. The VDD pin is intended to supply a microcontroller. The pin is current limited against shorts to GND and overtemperature protected. During Stop mode, the voltage regulator does not operate with its full drive capabilities and the output current is limited. During Sleep mode, the regulator output is completely shutdown.