imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Penta 40 mOhm high-side switch

The 12XSF is the latest SMARTMOS achievement in DC motors and lighting drivers. It belongs to an expanding family that helps to control and diagnose incandescent lamps and light-emitting diodes (LEDs) with enhanced precision. It combines flexibility through daisy-chainable SPI 5.0 MHz, extended digital and analog feedbacks, safety and robustness.

Output edge shaping helps to improve electromagnetic performance. To avoid shutting off the device upon inrush current, while still being able to closely track the load current, a dynamic overcurrent threshold profile is featured. Current of each channel can be sensed with a programmable sensing ratio. Whenever communication with the external microcontroller is lost, the device enters a Fail operation mode, but remains operational, controllable, and protected.

This new generation of high-side switch products family facilitates ECU design thanks to compatible MCU software and PCB foot print for each device variant.

This family is in an End of Life Vehicles directive compliant package.

Features

- Penta 40 m $\!\Omega$ high-side switches with high transient current capability
- 16-bit 5.0 MHz SPI control of overcurrent profiles, channel control including PWM duty cycles, output-ON and -OFF OpenLoad detections, thermal shutdown and prewarning, and fault reporting
- Output current monitoring with programmable synchronization signal and supply voltage feedback
- · Limp Home mode
- · External smart power switch control
- Operating voltage is 7.0 to 18 V with sleep current < 5.0 $\mu A,$ extended mode from 6.0 to 28 V
- · -16 V reverse polarity and ground disconnect protections
- · Compatible PCB foot print and SPI software driver among the family



Applications

- Low-voltage exterior lighting
- Incandescent bulbs (up to 21 W)
- Light-emitting diodes (LEDs)
- Low-voltage DC motors




Figure 1. Penta 40 m Ω high-side simplified application diagram



* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

1 Orderable parts

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.nxp.com and perform a part number search for the following device numbers.

Table 1. Orderable part variations

Part number	Notes	Temperature (T _A)	Package	OUT1 R _{DS(on)}	OUT2 R _{DS(on)}	OUT3 R _{DS(on)}	OUT4 R _{DS(on)}	OUT5 R _{DS(on)}	OUT6
MC40XSF500EK	(1)	-40 to 125 °C	SOIC 32 pins exposed pad	40 mΩ	40 m Ω	40 mΩ	40 mΩ	40 mΩ	Yes

Notes

1. To order parts in Tape and Reel, add the R2 suffix to the part number.

Table of Contents

1	Orderable parts	. 2
2	Internal block diagram	. 4
3	Pin connections	. 5
	3.1 Pinout diagram	. 5
	3.2 Pin definitions	. 5
4	General product characteristics	. 7
	4.1 Relationship between ratings and operating requirements	. 7
	4.2 Maximum ratings	. 8
	4.3 Thermal characteristics	. 9
	4.4 Operating conditions	. 9
	4.5 Supply currents	10
5	General IC functional description and application information	11
	5.1 Introduction	11
	5.2 Features	11
	5.3 Block diagram	12
	5.4 Functional description	12
	5.5 Modes of operation	13
	5.6 SPI interface and configurations	
6	Functional block requirements and behaviors	20
	6.1 Self-protected high-side switches description and application information	20
	6.2 Power supply functional block description and application information	
	6.3 Communication interface and device control functional block description and application information	52
7	Typical applications	
	7.1 Application diagram	
	7.2 Bill of materials	56
	7.3 EMC and EMI considerations	58
	7.4 PCB layout recommendations	
	7.5 Thermal information	60
8	Packaging	
	8.1 Marking information	
	8.2 Package mechanical dimensions	
9	Revision history	65

2 Internal block diagram




Figure 2. 12XSF simplified internal block diagram (penta version)

3 Pin connections

3.1 Pinout diagram




Figure 3. 12XSF pinout diagram

3.2 Pin definitions

Table 2. 12XSF pin definitions

Pin number	Pin name	Pin function	Formal name	Definition
1	СР	Internal supply	Charge Pump	This pin is the connection for an external capacitor for charge pump use only.
2	RSTB	SPI	Reset	This input pin is used to initialize the device configuration and fault registers, as well as place the device in a low-current sleep mode. This pin has a passive internal pull-down.
3	CSB	SPI	Chip Select	This input pin is connected to a chip select output of a master microcontroller (MCU). When this digital signal is high, SPI signals are ignored. Asserting this pin low starts the SPI transaction. The transaction is indicated as completed when this signal returns to a high level. This pin has a passive internal pull-up to V_{CC} through a diode.
4	SCLK	SPI	Serial Clock	This input pin is connected to the MCU providing the required bit shift clock for SPI communication. This pin has a passive internal pull-down.
5	SI	SPI	Serial input	This pin is the data input of the SPI communication interface. The data at the input is sampled on the positive edge of the SCLK. This pin has a passive internal pull-down.
6	VCC	Power Supply	MCU Power Supply	This pin is a power supply pin is for internal logic, the SPI I/Os, and the OUT6 driver.

Table 2. 12XSF pin definitions(continued)

	•	•	•	
Pin number	Pin name	Pin function	Formal name	Definition
7	SO	SPI	Serial Output	This output pin is connected to the SPI serial data input pin of the MCU, or to the SI pin of the next device of a daisy chain of devices. The SPI changes on the negative edge of SCLK. When CSB is high, this pin is high-impedance.
8	OUT6	Output	External Solid State	This output pin controls an external Smart Power Switch by logic level. This pin has a passive internal pull-down.
9, 24	GND	Ground	Ground	These pins are the ground for the logic and analog circuitries of the device. For ESD and electrical parameter accuracy purpose, the ground pins must be shorted in the board.
10, 11	OUT2	Output	Channel #2	Protected high-side power output pins to the load.
12, 13, 14	OUT4	Output	Channel #4	Protected high-side power output pins to the load.
15, 16	NC	N/A	Not Connected	These pins may not be connected. It is recommended to connect those pins to ground.
17, 18	OUT5	Output	Channel #5	Protected high-side power output pins to the load.
19, 20, 21	OUT3	Output	Channel #3	Protected high-side power output pins to the load.
22, 23	OUT1	Output	Channel #1	Protected high-side power output pins to the load.
25	CSNS	Feedback	Current Sense	This pin reports an analog value proportional to the designated OUT[1:5] output current, or the temperature of the exposed pad, or the supply voltage. It is used externally to generate a ground referenced voltage for the microcontroller (MCU). Current recopy and analog voltage feedbacks are SPI programmable.
26	CSNS SYNCB	Feedback	Current Sense Synchronization	This open drain output pin allows synchronizing the MCU A/D conversion. This pin requires an external pull-up resistor to $\rm V_{\rm CC}.$
27	IN1	Input	Direct Input #1	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode, the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
28	IN2	Input	Direct Input #2	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode, the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
29	IN3	Input	Direct Input #3	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode, the control of the outputs by the control inputs is SPI programmable. This pin has a passive internal pull-down.
30	IN4	Input	Direct Input #4	This input wakes up the device. This input pin is used to directly control corresponding channel in Fail mode. During Normal mode the control of the outputs by the co.ntrol inputs is SPI programmable. This pin has a passive internal pull-down.
31	LIMP	Input	Limp Home	The Fail mode can be activated by this digital input. This pin has a passive internal pull-down.
32	CLK	Input/Output	Device Mode Feedback Reference PWM Clock	This pin is an input/output pin. It is used to report the device sleep-state information. It is also used to apply the reference PWM clock which is divided by 2^8 in Normal operating mode. This pin has a passive internal pull-down.
33	VPWR	Power Supply	Power Supply	This exposed pad connects to the positive power supply and is the source of operational power for the device.
		1	1	1

4 General product characteristics

4.1 Relationship between ratings and operating requirements

The analog portion of device is supplied by the voltage applied to the VPWR exposed pad. Thereby the supply of internal circuitry (logic in case of V_{CC} disconnect, charge pump, gate drive,...) is derived from the VPWR pin.

In case of reverse supply:

- the internal supply rail is protected (max. -16 V)
- the output drivers (OUT1:OUT5) are switched on to reduce the power consumption in the drivers, when using incandescent bulbs

The device's digital circuitry is powered by the voltage applied to the VCC pin. In case of a V_{CC} disconnection, the logic part is supplied by the VPWR pin.

The output driver for SPI signals, CLK pin (wake feedback) and OUT6 are supplied by the VCC pin only. This pin shall be protected externally, in case of a reverse polarity, or in case of high-voltage disturbance.




Figure 5. Ratings vs. operating requirements (VCC pin)

4.2 Maximum ratings

Table 3. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min.	Max.	Unit	Notes
CTRICAL R	ATINGS				
V _{PWR}	VPWR Voltage Range	-16	40	V	
V _{CC}	VCC Logic Supply Voltage	-0.3	7.0	V	
V _{IN}	Digital Input Voltage IN1:IN4 and LIMP CLK, SI, SCLK, CSB, and RSTB 	-0.3 -0.3	40 20	v	(2)
V _{OUT}	Digital Output Voltage • SO, CSNS, SYNC, OUT6, CLK	-0.3	20	V	(2)
I _{CL}	Negative Digital Input Clamp Current	_	5.0	mA	(3)
I _{OUT}	Power Channel Current	_	3.9	А	(4)
E _{CL}	Power Channel Clamp Energy Capability • Initial T _J = 25 °C • Initial T _J = 150 °C		40 20	mJ	(5)
V _{ESD}	 ESD Voltage Human Body Model (HBM) - VPWR, Power Channel and GND pins Human Body Model (HBM) - All other pins Charge Device Model (CDM) - Corner pins Charge Device Model (CDM) - All other pins 	-8000 -2000 -750 -500	+8000 +2000 +750 +500	v	(6)

Notes

2. Exceeding voltage limits on those pins may cause a malfunction or permanent damage to the device.

3. Maximum current in negative clamping for IN1:IN4, LIMP, RSTB, CLK, SI, SO, SCLK, and CSB pins.

4. Continuous high-side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output current using package thermal resistance is required.

5. Active clamp energy using single-pulse method (L = 2.0 mH, R_L = 0 Ω , V_{PWR} = 14 V). Please refer to Output clamps section.

6. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω), and the Charge Device Model.

4.3 Thermal characteristics

Table 4. Thermal ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min.	Max.	Unit	Notes
Thermal ratings		H		1	
T _A T _J	Operating Temperature Ambient Junction 	-40 -40	+125 +150	°C	(7)
T _{STG}	Storage Temperature	-55	+150	°C	
T _{PPRT}	Peak Package Reflow Temperature During Reflow	-	260	°C	(8) (9)
Thermal resistar	ce and package dissipation ratings			•	
R_{\thetaJB}	Junction-to-Board	-	2.5	°C/W	(10)
Reia	Junction-to-Ambient, Natural Convection, Four-layer Board (2s2p)	-	22	°C/W	(11) (12)

 $R_{\theta JC}$ Notes

 $R_{\theta JA}$

- 7. To achieve high reliability over 10 years of continuous operation, the device's operating junction temperature should not exceed 125°C
- Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause 8 malfunction or permanent damage to the device.
- NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and 9. Moisture Sensitivity Levels (MSL), Go to www.nxp.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
- Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of 10 the board near the package.
- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient 11 temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Per JEDEC JESD51-6 with the board (JESD51-7) horizontal. 12.

Junction-to-Case (Case top surface)

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). 13.

4.4 **Operating conditions**

This section describes the operating conditions of the device. Conditions apply to all the following data, unless otherwise noted.

Table 5. Operating conditions

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Min.	Max.	Unit	Notes
V _{PWR}	Functional operating supply voltage - Device is fully functional. All features are operating.	7.0	18	V	
	Reverse Supply	-16	-	V	
V _{CC}	Functional operating supply voltage - Device is fully functional. All features are operating.	4.5	5.5	V	

20

°C/W

(13)

4.5 Supply currents

This section describes the current consumption characteristics of the device.

Table 6. Supply currents

Characteristics noted under conditions 4.5 V \leq V_{CC} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Ratings	Min.	Тур.	Max.	Unit	Notes
VPWR current c	onsumptionS				I	
I _{QVPWR}	Sleep mode measured at V _{PWR} = 12 V • T _A = 25 °C • T _A = 125 °C	-	1.2 10	5.0 30	μA	(14) (15)
I _{VPWR}	Operating mode measured at V _{PWR} = 18 V	_	7.0	8.0	mA	(15)
VCC current cor	sumptionS				•	•
I _{QVCC}	Sleep mode measured at V_{CC} = 5.5V	_	0.05	5.0	μA	
I _{VCC}	Operating mode measured at V_{PWR} = 5.5 V (SPI frequency 5.0 MHz)	_	2.8	4.0	mA	

Notes

14. With the OUT1:OUT5 power channels grounded.

15. With the OUT1:OUT5 power channels opened.

5 General IC functional description and application information

5.1 Introduction

The 12XSF family is an evolution of the successful 12XSC by providing improved features of a complete family of devices using NXP's latest and unique technologies for the controller and the power stages.

It consists of a scalable family of devices with different $R_{DS(on)}$ and different number of outputs, compatible in terms of software driver and package footprint. It allows diagnosing the light-emitting diodes (LEDs) or low current loads with an enhanced current sense precision with synchronization pin as well as driving low power motors with a perfect control of its current consumption. It combines flexibility through daisy chainable SPI 5.0 MHz, extended digital and analog feedbacks, safety, and robustness. It integrates an enhanced PWM module with an 8-bit duty cycle capability and PWM frequency prescaler, per power channel.

5.2 Features

The main attributes of 12XSF are:

- Dual, Triple, Quad, or Penta high-side switches devices with overload, overtemperature, and undervoltage protection
- · Control output for one external smart power switch
- · 16-bit SPI communication interface with daisy chain capability
- Dedicated control inputs for use in Fail mode
- · Analog feedback pin with SPI programmable multiplexer and sync signal
- · Channel diagnosis by SPI communication
- Advanced current sense mode for LED usage
- · Synchronous PWM module with external clock, prescaler and multi-phase feature
- · Excellent EMC behavior
- · Power net and reverse polarity protection
- Ultra low-power mode
- · Scalable and flexible family concept
- · Board layout compatible SOIC54 and SOIC32 package with exposed pad

5.3 Block diagram

The choice of multi-die technology in SOIC exposed pad package including low cost vertical trench FET power die associated with Smart Power control die lead to an optimized solution.




Figure 6. Functional block diagram

5.3.1 Self-protected high-side switches

OUT1:OUT5 are the output pins of the power switches. The power channels are protected against various kinds of short-circuits and have active clamp circuitry which may be activated when switching off inductive loads. Many protective and diagnostic functions are available.

5.3.2 Power supply

The device operates with supply voltages from 5.5 to 40 V (V_{PWR}), but is full spec. compliant only between 7.0 and 18 V. The VPWR pin supplies power to the internal regulator, analog, and logic circuit blocks. The VCC pin (5.0 V typ.) supplies the output register of the Serial Peripheral Interface (SPI). Consequently, the SPI registers cannot be read without presence of V_{CC} . The employed IC architecture guarantees a low quiescent current in Sleep mode.

5.3.3 MCU interface and device control

In Normal mode the power output channels are controlled by the embedded PWM module, which is configured by the SPI register settings. For bidirectional SPI communication, V_{CC} has to be in the authorized range. Failure diagnostics and configuration are also performed through the SPI port. The reported failure types are: OpenLoad, short-circuit to supply, severe short-circuit to ground, overcurrent, overtemperature, clock-fail, and under and overvoltage. The device allows driving loads at different frequencies up to 400 Hz.

5.4 Functional description

The device has four fundamental operating modes: Sleep, Normal, Fail, and Power off. It possesses multiple high-side switches (power channels) each of which can be controlled independently:

- in Normal mode by SPI interface. A second supply voltage (V_{CC}) is required for bidirectional SPI communication
- in Fail mode by the corresponding direct inputs IN1:IN4. The OUT5 for the Penta version and the OUT6 are off in this mode

5.5 Modes of operation

The operating modes are based on the signals:

- wake = (IN1_ON) OR (IN2_ON) OR (IN3_ON) OR (IN4_ON) OR (RST\). More details in Logic I/O plausibility check section
- fail = (SPI_fail) OR (LIMP). More details in Loss of communication interface section




Figure 7. General IC operating modes

5.5.1 Power off mode

The power off mode is applied when V_{PWR} and V_{CC} are below the power on reset threshold ($V_{PWR POR}$, $V_{CC POR}$). In power off, no functionality is available but the device is protected by the clamping circuits. Refer to the Supply voltages disconnection section.

5.5.2 Sleep mode

The Sleep mode is used to provide ultra low-current consumption. During Sleep mode:

- · the component is inactive and all outputs are disabled
- the outputs are protected by the clamping circuits
- the pull-up/pull-down resistors are present

The Sleep mode is the default mode of the device after applying the supply voltages (V_{PWR} or V_{CC}) prior to any wake-up condition (wake = [0]). The wake-up from Sleep mode is provided by the wake signal.

5.5.3 Normal mode

The Normal mode is the regular operating mode of the device. The device is in Normal mode, when the device is in Wake state (wake = [1]) and no fail condition (fail = [0]) is detected.

During Normal mode:

- · the power outputs are under control of the SPI
- the power outputs are controlled by the programmable PWM module
- the power outputs are protected by the overload protection circuit
- · the control of the power outputs by SPI programming
- · the digital diagnostic feature transfers status of the smart switch via the SPI
- the analog feedback output (CSNS and CSNS SYNC) can be controlled by the SPI

The channel control (CHx) can be summarized:

- CH1:4 controlled by ONx or iINx (if it is programmed by the SPI)
- CH5:6 controlled by ONx
- Rising CHx by definition means starting overcurrent window for OUT1:5

5.5.4 Fail mode

The device enters the Fail mode, when:

- the LIMP input pin is high (logic [1])
- · or the SPI failure is detected

During Fail mode (wake = [1] & fail = [1]):

- the OUT1:OUT4 outputs are directly controlled by the corresponding control inputs (IN1:IN4)
- the OUT5:OUT6 are turned off
- the PWM module is not available
- while no SPI control is feasible, the SPI diagnosis is functional (depending on the fail mode condition):
 - · the SO shall report the content of SO register defined by SOA0:3 bits
 - · the outputs are fully protected in case of an overload, overtemperature and undervoltage
 - · no analog feedback is available
 - the max. output overcurrent profile is activated (OCLO and window times)
 - · in case of an overload condition or undervoltage, the auto-restart feature controls the OUT1:OUT4 outputs
 - in case of an overtemperature condition or OCHI1 detection or severe short-circuit detection, the corresponding output is latched OFF until a new wake-up event

The channel control (CHx) can be summarized:

- · CH1: 4 controlled by iINx, while the overcurrent windows are controlled by IN_ONx
- CH5: 6 are off

5.5.5 Mode transitions

After a wake-up:

- a power on reset is applied and all SPI SI and SO registers are cleared (logic[0])
- the faults are blanked during t_{BLANKING}

The device enters in Normal mode after start-up if following sequence is provided:

- V_{PWR} and V_{CC} power supplies must be above their undervoltage thresholds (Sleep mode)
- generate wake-up event (wake = 1) setting RSTB from 0 to 1

The device initialization is completed after 50 μ sec (typ.). During this time, the device is robust, in case of V_{PWR} interrupts higher than 150 nsec.

The transition from "Normal mode" to "Fail mode" is executed immediately when a fail condition is detected. During the transition, the SPI SI settings are cleared and the SPI SO registers are not cleared.

When the fail mode condition was a:

- LIMP input, WD toggle timeout, WD toggle sequence or the SPI modulo 16 error, the SPI diagnosis is available during Fail mode
- SI/SO stuck to static level, the SPI diagnosis is not available during Fail mode

The transition from "Fail mode" to "Normal mode" is enabled, when:

- · the fail condition is removed and
- two SPI commands are sent within a valid watchdog cycle (first WD = [0] and then WD = [1])

During this transition:

- all SPI SI and SO registers are cleared (logic[0])
- the DSF (device status flag) in the registers #1:#7 and the RCF (Register Clearer flag) in the device status register #1 are set (logic[1])

To delatch the RCF diagnosis, a read command of the quick status register #1 must be performed.

5.6 SPI interface and configurations

5.6.1 Introduction

The SPI is used to:

- · control the device in case of Normal mode
- · provide diagnostics in case of Normal and Fail mode

The SPI is a 16-Bit full-duplex synchronous data transfer interface with daisy chain capability.

The interface consists of 4 I/O lines with 5.0 V CMOS logic levels and termination resistors:

- · The SCLK pin clocks the internal shift registers of the device
- The SI pin accepts data into the input shift register on the rising edge of the SCLK signal
- The SO pin changes its state on the rising edge of SCLK and reads out on the falling edge
- The CSB enables the SPI interface
 - · with the leading edge of CSB the registers are loaded
 - · while CSB is logic [0] SI/SO data are shifted
 - with the trailing edge of the CSB signal, SPI data is latched into the internal registers
 - when CSB is logic [1], the signals at the SCLK and SI pins are ignored and SO is high-impedance

When the RSTB input is:

- low (logic [0]), the SPI and the fault registers are reset. The Wake state then depends on the status of the input pins (IN_ON1:IN_ON4)
- high (logic[1]), the device is in Wake status and the SPI is enabled

The functionality of the SPI is checked by a plausibility check. In case of the SPI failure, the device enters the Fail mode.

5.6.2 SPI input register and bit descriptions

The first nibble of the 16 bit data word (D15:D12) serves as address bits.

Register	SI address						SI data										
Register	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
name	8		4 Bit a	ddress		WD					11	Bit addr	ess				

11 bits (D10:D1) are used as data bits.

The D11 bit is the WD toggle bit. This bit has to be toggled with each write command.

When the toggling of the bit is not executed within the WD timeout, the SPI fail is detected.

All register values are logic [0] after a reset. The predefined value is off/inactive, unless otherwise noted.

Initialization 1 0 initialization 2 1 CH1 control 2 CH2 control 3 CH3 control 4 CH4 control 5 CH5 control 6 CH6 control 7 output control 8) 1 2 3 4 5	D15 0 0 0 0 0 0	D14 0 0 0 0 1	D13 0 0 1 1 0	D12 0 1 0	D11 WD WD WD	D10 WD SEL	D9 SYNC EN1 OCHI TRANSIENT	D8 SYNC EN0	D7 MUX2	D6 MUX1	D5 MUX0	D4 SOA	D3	D2	D1	D0
initialization 2 1 CH1 control 2 CH2 control 3 CH3 control 4 CH4 control 5 CH5 control 6 CH6 control 7 output 8	1 2 3 4 5	0 0 0 0 0	0 0 0	0	1	WD	OCHI	EN1 OCHI	EN0	MUX2	MUX1	MUX0	SOA				1
CH1 control 2 CH2 control 3 CH3 control 4 CH4 control 5 CH5 control 6 CH6 control 7 output 8	2 3 4 5	0 0 0 0	0	1	0							WOXU	MODE	SOA3	SOA2	SOA1	SOA0
CH2 control 3 CH3 control 4 CH4 control 5 CH5 control 6 CH6 control 7 output 8	3 4 5	0	0	1	-	WD			NO HID1	NO HID0	OCHI OD5	OCHI OD4	OCHI OD3	OCHI OD2	OCHI OD1	PWM sync	OTW SEL
CH3 control 4 CH4 control 5 CH5 control 6 CH6 control 7 output 8	t 5	0			1		PH11	PH01	ON1	PWM71	PWM61	PWM51	PWM41	PWM31	PWM21	PWM11	PWM01
CH4 control 55 CH5 control 66 CH6 control 77 output 8	5		1		'	WD	PH12	PH02	ON2	PWM72	PWM62	PWM52	PWM42	PWM32	PWM22	PWM12	PWM02
CH5 control 6 CH6 control 7 output 8		0		0	0	WD	PH13	PH03	ON3	PWM73	PWM63	PWM53	PWM43	PWM33	PWM23	PWM13	PWM03
CH6 control 7 output 8	6		1	0	1	WD	PH14	PH04	ON4	PWM74	PWM64	PWM54	PWM44	PWM34	PWM24	PWM14	PWM04
output		0	1	1	0	WD	PH15	PH05	ON5	PWM75	PWM65	PWM55	PWM45	PWM35	PWM25	PWM15	PWM05
	7	0	1	1	1	WD	PH16	PH06	ON6	PWM76	PWM66	PWM56	PWM46	PWM36	PWM26	PWM16	PWM06
	3	1	0	0	0	WD	PSF5	PSF4	PSF3	PSF2	PSF1	ON6	ON5	ON4	ON3	ON2	ON1
Global PWM 9-	.1	1	0	0	1	WD	0	х	х	х	х	GPWM EN6	GPWM EN5	GPWM EN4	GPWM EN3	GPWM EN2	GPWM EN1
control 9-2	·2	1	0	0	1	WD	1	х	х	GPWM7	GPWM6	GPWM5	GPWM4	GPWM3	GPWM2	GPWM1	GPWM0
over current 10-	-1	1	0	1	0	WD	0	OCLO5	OCLO4	OCLO3	OCLO2	OCLO1	ACM EN5	ACM EN4	ACM EN3	ACM EN2	ACM EN1
control 10-	-2	1	0	1	0	WD	1	NO OCHI5	NO OCHI4	NO OCHI3	NO OCHI2	NO OCHI1	SHORT OCHI5	SHORT OCHI4	SHORT OCHI3	SHORT OCHI2	SHORT OCHI1
input enable 11	1	1	0	1	1	WD	0	х	х	INEN14	INEN04	INEN13	INEN03	INEN12	INEN02	INEN11	INEN01
prescaler 12-	-1	1	1	0	0	WD	0	PRS15	PRS05	PRS14	PRS04	PRS13	PRS03	PRS12	PRS02	PRS11	PRS01
settings 12-	-2	1	1	0	0	WD	1	х	х	х	х	х	х	х	х	PRS16	PRS06
OL control 13-	-1	1	1	0	1	WD	0	OLON DGL5	OLON DGL4	OLON DGL3	OLON DGL2	OLON DGL1	OLOFF EN5	OLOFF EN4	OLOFF EN3	OLOFF EN2	OLOFF EN1
OLLED control 13-	-2	1	1	0	1	WD	1	res	res	res	res	OLLED TRIG	OLLED EN5	OLLED EN4	OLLED EN3	OLLED EN2	OLLED EN1
increment / dercrement 14	4	1	1	1	0	WD	INCR SGN	INCR15	INCR05	INCR14	INCR04	INCR13	INCR03	INCR12	INCR02	INCR11	INCR01
testmode 15	5	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

SYNC EN0~ SYNC EN1

WD SEL

OTW SEL

PWM SYNC OCHI ODx

OCHI THERMAL OCHI TRANSIENT

GPWM ENx GPWM1 ~ GPWM7

NO HIDx

PSFx

SOA0 ~ SOA3 = address of next SO data word #0 SOA MODE #0 = single read address of next SO data word MUX0 ~ MUX2

= CSNS multiplexer setting #0 #0

= SYNC delay setting = watchdog timeout select #0

#1 #1 = over temperature warning threshold selection

= reset clock module = OCHI window on load demand #1

#1 = HID outputs selection

= OCHI1 level depending on control die temperature = OCHI1 levels adjusted during OFF-to-ON transition #1 #1

PWM0x ~ PWM7x #2~#7 = PWM value (8Bit)

PH0x ~ PH1x #2~#7 ONx #2~#8 = phase control = channel on/off incl. OCHI control

#8 = pulse skipping feature for power output channels

= global PWM enable = global PWM value (8Bit) #9-1 #9-2

ACM ENx #10-1 = advanced current sense mode enable

OCLOx #10-1 SHORT OCHIx #10-2 = OCLO level control = use short OCHI window time

NO OCHIx #10-2 = start with OCLO threshold

INEN0x ~ INEN1x #11 PRS0x ~ PRS1x #12 OLOFF ENx #13-1 = input enable control = pre scaler setting = OL load in off state enable

OLON DGLx #13-1 OLLED ENx #13-2 = OL ON deglitch time = OL LED mode enable

OLLED TRIG #13-2

 Erigger for OLLED detection in 100% d.c.
 PWM increment / decrement sign
 PWM increment / decrement setting #14 #14 INCR SGN

INCR0x ~ INCR1x

NO HID1	NO HIDO	HID Selection
0	0	available for all channels
0	1	available for channel 3 only
1	0	available for channels 3 and 4 only
1	1	unavailable for all channels

#0	MUX2	MUX1	MUX0	CSNS				
	0	0	0	off				
	0	0	1	OUT1 cu	rrent			
	0	1	0	OUT2 cu	rrent			
	0	1	1	OUT3 cu	rrent			
	1	0	0	OUT4 cu	rrent			
	1	0	1	OUT5 Cu	ırrent			
	1	1	0	VPWR m	onitor			
	1	1	1	control di	e temp.m	nonitor		
#0		SYNC	SYNC	Sync sta	tus			
		EN1	EN0					
		0	0	sync off				
		0	1	valid				
		1	0	trig0				
		1	1	trig1/2				
#2~#7		PH 1x	PH 0x	Phase				
#2~#1		0	0	0°				
		0	1	90°				
		1	0	180°				
		1	1	270°				
#11	ONx	INEN1x	INEN0x	GPWM	IN	x=0	IN	x=1
	UNX		INCINUX	ENx	OUTx	PWMx	OUTx	PWMx
	0	x	x	x	OFF	x	OFF	x
		x	x	x O	OFF ON	x individual	OFF ON	X individual
				x 0 1	OFF ON ON	x individual global	OFF ON ON	X individual global
		x	x	x 0 1 0	OFF ON ON OFF	X individual global individual	OFF ON ON ON	X individual global individual
		х 0	x 0	x 0 1 0 1	OFF ON ON OFF OFF	x individual global individual global	OFF ON ON ON ON	X individual global individual global
	0	х 0	x 0	x 0 1 0 1 0	OFF ON ON OFF OFF OFF	X individual global individual global individual	OFF ON ON ON ON	X individual global individual global individual
	0	x 0 0	x 0 1	x 0 1 0 1 0 1	OFF ON OFF OFF OFF OFF	X individual global individual global global	OFF ON ON ON ON ON	X individual global individual global individual global
	0	x 0 0	x 0 1	x 0 1 0 1 0 1 0	OFF ON OFF OFF OFF OFF ON	x individual global individual global individual global individual	OFF ON ON ON ON ON ON	x individual global individual global global global
#12	0	x 0 1 1	x 0 1 0 1	x 0 1 0 1 0 1 0	OFF ON OFF OFF OFF OFF ON ON	X individual global individual global global	OFF ON ON ON ON ON	X individual global individual global individual global
#12	0	x 0 1 1 PRS 1x	x 0 1 0 1 PRS 0 x	x 0 1 0 1 0 1 0 1 PRS divi	OFF ON OFF OFF OFF ON ON	x individual global individual global individual global individual global	OFF ON ON ON ON ON ON	x individual global individual global global global
#12	0	x 0 1 1 PRS 1x 0	x 0 1 0 1 PRS 0x 0	x 0 1 0 1 0 1 0 1 PRS divi /4	OFF ON OFF OFF OFF ON ON ON der 25Hz	x individual global individual global individual global individual global	OFF ON ON ON ON ON ON	x individual global individual global global global
#12	0	x 0 1 1 PRS 1x	x 0 1 0 1 PRS 0x 0 1	x 0 1 0 1 0 1 0 1 PRS divi /4 /2	OFF ON OFF OFF OFF OFF ON ON ON 25Hz	x individual global individual global individual global individual global	OFF ON ON ON ON ON ON	x individual global individual global global global
#12 #14	0	x 0 1 1 PRS 1x 0 0	x 0 1 0 1 PRS 0 x 0 1 x	x 0 1 0 1 0 1 0 1 PRS divi /4	OFF ON OFF OFF OFF OFF ON ON Con 25Hz 50Hz 100Hz	x individual global individual global individual global individual global 100Hz 200Hz 400Hz	OFF ON ON ON ON ON ON	x individual global individual global global global
	0	x 0 1 1 PRS 1x 0 0 1	x 0 1 0 1 PRS 0x 0 1 x 2 SGN	x 0 1 0 1 0 1 0 1 0 1 0 1 PRS divi /4 /2 /1 increme .	OFF ON OFF OFF OFF OFF ON ON Con 25Hz 50Hz 100Hz	x individual global individual global individual global individual global 100Hz 200Hz 400Hz	OFF ON ON ON ON ON ON	x individual global individual global global global
#14	0	x 0 1 1 PRS 1x 0 0 1 INCR	x 0 1 0 1 PRS 0 x 0 1 x SSN 0	x 0 1 0 1 0 1 0 1 PRS div /4 /2 /1 increme	OFF ON OFF OFF OFF OFF OFF ON 25Hz 50Hz 100Hz t/decrement incremer	x individual global individual global individual global individual global 100Hz 200Hz 400Hz ment nt	OFF ON ON ON ON ON ON	x individual global individual global global global
	0	x 0 1 1 PRS 1x 0 0 1 INCR 1x INCR 1x	x 0 1 0 1 PRS 0x 0 1 x sGN 2 1 1 INCR 0x	x 0 1 0 1 0 1 0 1 0 1 PRS divi /4 /2 /1 increme	OFF ON OFF OFF OFF OFF OFF OFF ON ON 25Hz 50Hz 100Hz 100Hz 100Hz	x individual global individual global individual global global 200Hz 200Hz 200Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz	OFF ON ON ON ON ON ON	x individual global individual global global global
#14	0	x 0 1 1 PRS 1x 0 0 1 INCR 1x 0	x 0 1 0 1 PRS 0x 0 1 x SGN 1 1 INCR 0x 0	x 0 1 0 1 0 1 0 1 PRS div /4 /2 /1 increme	OFF ON OFF OFF OFF OFF OFF OFF OFF OFF O	x individual global individual global individual global global 200Hz 200Hz 200Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz	OFF ON ON ON ON ON ON	x individual global individual global global global
#14	0	x 0 1 1 PRS 1x 0 0 1 INCR 1x 0 0	x 0 1 0 1 PRS 0x 0 1 x SGN 0 1 INCR 0x 0 1	x 0 1 0 1 0 1 0 1 0 1 PRS divi /4 /2 /1 increme	OFF ON OFF OFF OFF OFF OFF ON 25Hz 50Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz	x individual global individual global individual global global 200Hz 200Hz 200Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz	OFF ON ON ON ON ON ON	x individual global individual global global global
#14	0	x 0 1 1 PRS 1x 0 0 1 INCR 1x 0	x 0 1 0 1 PRS 0x 0 1 x SGN 1 1 INCR 0x 0	x 0 1 0 1 0 1 0 1 0 1 PRS divi /4 /2 /1 increme	OFF ON OFF OFF OFF OFF OFF OFF OFF OFF O	x individual global individual global individual global global 200Hz 200Hz 200Hz 100Hz 100Hz 100Hz 100Hz 100Hz 100Hz	OFF ON ON ON ON ON ON	x individual global individual global global global

5.6.3 SPI output register and bit descriptions

The first nibble of the 16 Bit data word (D12:D15) serves as address bits.

All register values are logic [0] after a reset, except DSF and RCF bits. The predefined value is off/inactive unless otherwise noted.

Register		SC) addre	ess							SO	data					
	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
not used	0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
quick status	1	0	0	0	1	FM	DSF	OVLF	OLF	CPF	RCF	CLKF	QSF5	QSF4	QSF3	QSF2	QSF1
CH1 status	2	0	0	1	0	FM	DSF	OVLF	OLF	res	OTS1	OTW1	OC21	OC11	OC01	OLON1	OLOFF1
CH2 status	3	0	0	1	1	FM	DSF	OVLF	OLF	res	OTS2	OTW2	OC22	OC12	OC02	OLON2	OLOFF2
CH3 status	4	0	1	0	0	FM	DSF	OVLF	OLF	res	OTS3	OTW3	OC23	OC13	OC03	OLON3	OLOFF3
CH4 status	5	0	1	0	1	FM	DSF	OVLF	OLF	res	OTS4	OTW4	OC24	OC14	OC04	OLON4	OLOFF4
CH5 Status	6	0	1	1	0	FM	DSF	OVLF	OLF	res	OTS5	OTW5	OC25	OC15	OC05	OLON5	OLOFF5
device status	7	0	1	1	1	FM	DSF	OVLF	OLF	res	res	res	TMF	OVF	UVF	SPIF	iLIMP
I/O status	8	1	0	0	0	FM	res	TOGGLE	iIN4	iIN3	iIN2	iIN1	OUT5	OUT4	OUT3	OUT2	OUT1
device ID	9	1	0	0	1	FM	UVF	res	res	DEVID 7	DEVID 6	DEVID 5	DEVID 4	DEVID 3	DEVID 2	DEVID 1	DEVID 0
not used	10	1	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
not used	11	1	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
not used	12	1	1	0	0	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
not used	13	1	1	0	1	X	Х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х
not used	14	1	1	1	0	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
testmode	15	1	1	1	1	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	Х	х

QSFx	#1	= quick status (OC or OTW or OTS or OLON or OLOFF)	#2~#6	OC2x	OC1x	OC0x	over current status
CLKF	#1	= PWM clock fail flag		0	0	0	no overcurrent
RCF	#1	= registers clear flag		0	0	1	OCHI1
CPF	#1	= charge pump flag		0	1	0	OCHI2
OLF	#1~#7	= open load flag (wired or of all OL signals)		0	1	1	OCHI3
OVLF	#1~#7	= over load flag (wired or of all OC and OTS signals)		1	0	0	OCLO
DSF	#1~#7	= device status flag (UVF or OVF or CPF or RCF or CLKF or TMF)		1	0	1	OCHIOD
FM	#1~#8	= fail mode flag		1	1	0	SSC
OLOFFx	#2~#6	= open load in off state status bit		1	1	1	not used
OLONx	#2~#6	= open load in on state status bit	#9	DEVID2	DEVID1	DEVID0	device type
OTWx	#2~#6	= over temperature warning bit		0	0	0	Penta3/2
OTSx	#2~#6	= over temperature shutdown bit		0	0	1	Penta0/5
iLIMP	#7	= status of LIMP input after deglitcher (reported in real-time)		0	1	0	Quad2/2
SPIF	#7	= SPI fail flag		0	1	1	Quad0/4
UVF	#7	= under voltage flag		1	0	0	Triple1/2
OVF	#7	= over voltage flag		1	0	1	Triple0/3
TMF	#7	= testmode activation flag		1	1	0	res
OUTx	#8	= status of VPWR/2 comparator (reported in real time)		1	1	1	res
ilNx	#8	= status of iINx signal (reported in real time)					
TOGGLE	#8	= status of INx_ON signals (IN1_ON or IN2_ON or IN3_ON or IN4_ON)					
DEVID0 ~ DEVID2	#9	= device type					
DEVID3 ~ DEVID4	#9	= device family					
DEVID5 ~ DEVID7	#9	= design status (incremented number)					

5.6.4 Timing diagrams




Figure 8. Timing requirements during SPI communication




Figure 9. Timing diagram for serial output (SO) data communication

5.6.5 Electrical characterization

Table 7. Electrical characteristics

Characteristics noted under conditions 4.5 V \leq V_{CC} \leq 5.5 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
l signals CSB	s, SI, SO, SCLK, SO			1		
f _{SPI}	SPI Clock Frequency	0.5	_	5.0	MHz	
V _{IH}	Logic Input High State Level (SI, SCLK, CSB, RSTB)	3.5	_	_	V	
V _{IH(WAKE)}	Logic Input High State Level for wake-up (RSTB)	3.75	_	_	V	
V _{IL}	Logic Input Low State Level (SI, SCLK, CSB, RSTB)	_	_	0.85	V	
V _{OH}	Logic Output High State Level (SO)	V _{CC} -0.4	_	_	V	
V _{OL}	Logic Output Low State Level (SO)	_	_	0.4	V	
I _{IN}	Logic Input Leakage Current in Inactive State (SI = SCLK = RSTB = [0] and CSB = [1])	-0.5	_	+0.5	μΑ	
I _{OUT}	Logic Output Tri-state Leakage Current (SO from 0 V to V_{CC})	-10	_	+1.0	μA	
R _{PULL}	Logic Input Pull-up/Pull-down Resistor	25	_	100	kΩ	
C _{IN}	Logic Input Capacitance	_	_	20	pF	(16)
t _{RST_DGL}	RSTB deglitch Time	7.5	10	12.5	μs	
t _{SO}	SO Rising and Falling Edges with 80 pF	_	_	20	ns	
t _{WCLKh}	Required High State Duration of SCLK (Required Setup Time)	80	_	-	ns	_
t _{WCLKI}	Required Low State Duration of SCLK (Required Setup Time)	80	_	_	ns	_
t _{CS}	Required duration from the Rising to the Falling Edge of CSB (Required Setup Time)	1.0	_	_	μs	
t _{RST}	Required Low State Duration for reset RSTB	1.0	_	_	μs	
t _{LEAD}	Falling Edge of CSB to Rising Edge of SCLK (Required Setup Time)	320	_	_	ns	
t _{LAG}	Falling Edge of SCLK to Rising Edge of CSB (Required Setup lag Time)	100	_	_	ns	
t _{SI(SU)}	SI to Falling Edge of SCLK (Required Setup Time)	20	_	_	ns	
t _{SI(H)}	Falling Edge of SCLK to SI (Required hold Time of the SI signal)	20	_	_	ns	
t _{RSI}	SI, CSB, SCLK, Max. Rise Time Allowing Operation at Maximum $\rm f_{SPI}$	_	20	50	ns	
t _{FSI}	SI, CSB, SCLK, Max. Fall Time Allowing Operation at Maximum $\mathrm{f}_{\mathrm{SPI}}$	_	20	50	ns	
t _{SO(EN)}	Time from Falling Edge of CSB to Reach Low-impedance on SO (access time)	_	-	60	ns	
t _{SO(DIS)}	Time from Rising Edge of CSB to Reach Tri-state on SO	_	_	60	ns	

Notes

16. Parameter is derived from simulations.

6 Functional block requirements and behaviors

6.1 Self-protected high-side switches description and application information

6.1.1 Features

Up to five power outputs are foreseen to drive bulbs, LEDs, and other primarily resistive or low inductive loads.

The smart switches are controlled by use of high sophisticated gate drivers. The gate drivers provide:

- output pulse shaping
- output protections
- active clamps
- output diagnostics

6.1.2 Output Pulse Shaping

The outputs are controlled with a closed loop active pulse shaping in order to provide the best compromise between:

- low switching losses
- low EMC emission performance
- minimum propagation delay time

Depending on the programming of the prescaler setting register #12-1, #12-2 the switching speeds of the outputs are adjusted to the output frequency range of each channel.

The edge shaping shall be designed according the following table:

divider	PWM fr	eq. (Hz)	PWM per	riod (ms)	d.c. ran	ge (hex)	d.c. rang	min. on/off	
factor	min.	max.	min.	max.	min.	max.	min.	max	duty cycle time (µs)
4	25	100	10	40	03	FB	4	252	156
2	50	200	5	20	07	F7	8	248	156
1	100	400	2.5	10	07	F7	8	248	78

The edge shaping provides full symmetry for rising and falling transition:

- · the slopes for the rising and falling edge are matched to provide best EMC emission performance
- the shaping of the upper edges and the lower edges is matched to provide the best EMC emission performance
- the propagation delay time for the rising edge and the falling edge are matched in order to provide true duty cycle control of the output duty cycle error ≤ 1 LSB at the max. frequency
- a digital regulation loop is used to minimize the duty cycle error of the output signal

6.1.2.1 SPI control and configuration

A Synchronous clock module is integrated for optimized control of the outputs. The PWM frequency and output timing during Normal mode is generated from the clock input (CLK) by the integrated PWM module. In case of clock fail (very low frequency, very high frequency), the output duty cycle is 100%.

Each output (OUT1:OUT6) can be controlled by an individual channel control register:

Register		SI	addres	SS			SI data										
register	#	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CHx control	2-7	C	channel	addres	S	WD	PH1x	PH0x	Onx	PWM 7x	PWM 6x	PWM 5x	PWM 4x	PWM 3x	PWM 2x	PWM 1x	PWM 0x

where:

- PH0x:PH1x: phase assignment of the output channel x
- ONx: on/off control including overcurrent window control of the output channel x
- PWM0x:PWM7x: 8-bit PWM value individually for each output channel x

The ONx bits are duplicated in the output control register #8, in order to control the outputs with either the CHx control register or the output control register.

The PRS1x:PRS0x prescaler settings can be set in the prescaler settings register #12-1 and #12-2.

The following changes of the duty cycle are performed asynchronous (with pos. edge of CSB signal):

- turn on with 100% duty cycle (CHx = ON)
- change of duty cycle value to 100%
- turn off (CHx = OFF)
- phase setting (PH0x:PH1x)
- prescaler setting (PRS1x:PRS0x)

A change in phase setting or prescaler setting during CHx = ON may cause an unwanted long ON-time. Therefore it is recommended to turn off the output(s) before execution of this change.

The following changes of the duty cycle are performed synchronous (with the next PWM cycle):

- turn on with less than 100% duty cycle (OUTx = ONx)
- change of duty cycle value to less than 100%

A change of the duty cycle value can be achieved by a change of the:

- PWM0x:PWM7x bits in individual channel control register #2:#7
- GPWM EN1:GPWM EN6 bits (change between individual PWM and global PWM settings) in global PWM control register #9-1
- incremental/decremental register #14

The synchronisation of the switching phases between different devices is provided by the PWM SYNC bit in the initialization 2 register #1. On the SPI write into initialization 2 register (#1):

- initialization when the bit D1 (PWM SYNC) is logic[1], all counters of the PWM module are reset with the positive edge of CSB,
 i.e. the phase synchronization is performed immediately within one SPI frame. It could help to synchronize different 12XSF devices in the board
- · when the bit D1 is logic[0], no action is executed

The switching frequency can be adjusted for the corresponding channel as described in the table below:

CLK fre	q. (kHz)	prescale	r setting	divider	PWM fr	eq. (Hz)	slew rate	PWM res	solution)
min.	max.	PRS1x	PRS0x	factor	min.	max.	Siew late	(Bit)	(steps)
		0	0	4	25	100	slow		
25.6	102.4	0	1	2	50	200	slow	8	256
		1	Х	1	100	400	fast		

No PWM feature is provided in case of:

· Fail mode

· clock input signal failure

6.1.2.2 Global PWM control

In addition to the individual PWM register, each channel can be assigned independently to a global PWM register.

The setting is controlled by the GPWM EN bits inside the global PWM control register #9-1. When no control by direct input pin is enabled and the GPWM EN bit is:

- low (logic[0]), the output is assigned to individual PWM (default status)
- high (logic[1]), the output is assigned to global PWM

The PWM value of the global PWM channel is controlled by the global PWM control register #9-2.

ONx	INEN1x	INEN0x	GPWM ENx	INx	= 0	INx	= 1
ONX		INCINUX		CHx	PWMx	CHx	PWMx
0	х	х	х	OFF	х	OFF	х
	0	0	0	ON	individual	ON	individual
	0	0	1	ON	global	ON	global
1	0	1	0	OFF	individual	ON	individual
I	1	0	1	OFF	global	ON	global
	1	1	0	ON	individual	ON	global
		I	1	ON	global	ON	individual

Table 8. Global PWM register

When a channel is assigned to global PWM, the switching phase the prescaler and the pulse skipping are according the corresponding output channel setting.

6.1.2.3 Incremental PWM control

To reduce the control overhead during soft start/stop of bulbs (e.g. theatre dimming) or DC motors, an incremental PWM control feature is implemented.

With the incremental PWM control feature, the PWM values of all internal channels OUT1:OUT5 can be incremented or decremented with one SPI frame.

The incremental PWM feature is not available for:

- the global PWM channel
- the external channel OUT6

The control is according the increment/decrement register #14:

- INCR SGN: sign of incremental dimming (valid for all channels)
- · INCR 1x, INCR 0x increment/decrement

INCR SGN increment/decrement

- 0 decrement
- 1 increment

INCR 1x INCR 0x increment/decrement

0	0	noincrement/decrement
0	1	4
1	0	8
1	1	16

This feature limits the duty cycle to the rails (00 resp. FF) in order to avoid any overflow.

6.1.2.4 Pulse skipping

Due to the output pulse shaping feature and the thereof resulting switching delay time of the smart switches, duty cycles close to 0% resp. 100% can not be generated by the device. Therefore the pulse skipping feature (PSF) is integrated to interpolate this output duty cycle range in normal mode.

The pulse skipping provides a fixed duty cycle pattern with eight states to interpolate the duty cycle values between F7 (Hex) and FF (Hex). The range between 00 (Hex) and 07 (Hex) is not considered to be provided.

The pulse skipping feature:

- is available individually for the power output channels (OUT1:OUT5)
- · is not available for the external channel (OUT6)

The feature is enabled with the PSF bits in the output control register #8.

When the corresponding PSF bit is:

- low (logic[0]), the pulse skipping feature is disabled on this channel (default status)
- high (logic[1]), the pulse skipping feature is enabled on this channel

P	WM duty	cycle		p	ulse	skip	ping	fram	е	
hex	dec	[%]	S0	S1	S2	S3	S4	S5	S6	S7
FF	256	100,00%	FF	FF	FF	FF	FF	FF	FF	FF
FE	255	99,61%	F7	FF	FF	FF	FF	FF	FF	FF
FD	254	99,22%	F7	FF	FF	FF	F7	FF	FF	FF
FC	253	98,83%	F7	FF	F7	FF	F7	FF	FF	FF
FB	252	98,44%	F7	FF	F7	FF	F7	FF	F7	FF
FA	251	98,05%	F7	F7	F7	FF	F7	FF	F7	FF
F9	250	97,66%	F7	F7	F7	FF	F7	F7	F7	FF
F8	249	97,27%	F7	F7	F7	F7	F7	F7	F7	FF
F7	248	96,88%								
F6	247	96,48%								
F5	246	96,09%								
F4	245	95,70%								
•	•	•								
:	:	:								
•	•	•								
03	4	1,56%								
02	3	1,17%								
01	2	0,78%								
00	1	0, 39%								

6.1.2.5 Input control

Up to 4 dedicated control inputs (IN1:IN4) are foreseen to:

- · wake-up the device
- · fully control the corresponding output in case of Fail mode
- · control the corresponding output in case of Normal mode

The control during Normal mode is according the INEN0x and INEN1x bits in the input enable register #11. See <u>Table 8</u>. An input deglitcher is provided at each control input in order to avoid high frequency control of the outputs. The internal signal is called ilNx. The channel control (CHx) can be summarized:

- Normal mode:
 - CH1: 4 controlled by ONx or INx (if it is programmed by the SPI)
 - CH5: 6 controlled by ONx
 - Rising CHx by definition means starting overcurrent window for OUT1:5
- · Fail mode:
 - · CH1: 4 controlled by iINx, while the overcurrent windows are controlled by IN_ONx
 - CH5: 6 are off

The input thresholds are logic level compatible, so the input structure of the pins are able to withstand supply voltage level (max. 40 V) without damage. External current limit resistors (i.e. $1.0 \text{ k}\Omega$:10 k Ω) can be used to handle reverse current conditions. The inputs have an integrated pull-down resistor.

6.1.2.6 Electrical characterization

Table 9. Electrical characteristics

Characteristics noted under conditions 7.0 V \leq V_{PWR} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
ower outputs O	UT1:OUT5					
R _{DS(on)}	ON-Resistance, Drain-to-Source • $T_J = 25 \degree C$ • $T_J = 150 \degree C$ • $T_J = 25 \degree C$, $V_{PWR} = -12 V$ • $T_J = 150 \degree C$, $V_{PWR} = -12 V$	- - -	32 - - -	- 60 60 90	mΩ	
I _{LEAK} SLEEP	Sleep Mode Output Leakage Current (Output shorted to GND) per Channel • $T_J = 25 \text{ °C}, V_{PWR} = 12 \text{ V}$ • $T_J = 125 \text{ °C}, V_{PWR} = 12 \text{ V}$ • $T_J = 25 \text{ °C}, V_{PWR} = 35 \text{ V}$ • $T_J = 125 \text{ °C}, V_{PWR} = 35 \text{ V}$	- - - -	- - -	0.5 5.0 5.0 25	μA	
IOUT OFF	Operational Output Leakage Current in OFF-State per Channel • T _J = 25 °C, V = 18 V • T _J = 125 °C, V _{PWR} = 18 V	-		10 20	μA	
δ_{PWM}	Output PWM Duty Cycle Range (measured at V _{OUT} = V _{PWR/2}) • Low Frequency Range (25 to 100 Hz) • Medium Frequency Range (50 to 200 Hz) • High Frequency Range (100 to 400 Hz)	4.0 8.0 8.0	- - -	252 248 248	LSB	
SR	Rising and Falling Edges Slew Rate at V _{PWR} = 14 V (measured from V _{OUT} = 2.5 V to V _{PWR} -2.5 V) • Low Frequency Range • Medium Frequency Range • High Frequency Range	0.35 0.35 0.75	0.6 0.6 1.3	0.85 0.85 1.9	V/µs	(17)
ΔSR	Rising and Falling Edges Slew Rate Matching at V_{PWR} = 14 V (SRr/SRf)	0.8	1.0	1.1		(17)
t _{DLY}	 Turn-on and Turn-off Delay Times at V_{PWR} = 14 V Low Frequency Range Medium Frequency Range High Frequency Range 	20 20 10	50 50 25	80 80 40	μs	(17)
Δt_{DLY}	 Turn-on and Turn-off Delay Times Matching at V_{PWR} = 14 V Low Frequency Range Medium Frequency Range High Frequency Range 	-20 -20 -10	- - -	20 20 10	μs	(17)
toutput SD	Shutdown Delay Time in case of Fault	0.5	2.5	4.5	μs	
eference PWM o	lock					
f _{CLK}	Clock Input Frequency Range	25.6	-	102.4	kHz	

Notes

17. With nominal resistive load 5.0 Ω .

6.1.3 Output protections

The power outputs are protected against fault conditions in Normal and Fail mode in case of:

- overload conditions
- · harness short-circuit
- overcurrent protection against ultra-low resistive short-circuit conditions due to smart overcurrent profile and severe shortcircuit protection
- · overtemperature protection including overtemperature warning
- · under and overvoltage protections
- charge pump monitoring
- reverse polarity protection

If a fault condition is detected, the corresponding output is commanded off immediately after the deglitch time t_{FAULT SD}. The turn off in case of a fault shutdown (OCHI1, OCHI2, OCHI3, OCLO, OTS, UV, CPF, OLOFF) is provided by the FTO feature (fast turn off).

The FTO:

- does not use edge shaping
- is provided with high slew rate to minimize the output turn-off time t_{OUTPUT SD}, in regards to the detected fault
- uses a latch, which keeps the FTO active during an undervoltage condition ($0 \le V_{PWR} \le V_{PWR UVF}$)




Figure 10. Power output switching in nominal operation and in case of fault

Normal mode

In case of a fault condition during Normal mode:

the status is reported in the quick status register #1 and the corresponding channel status register #2:#6.

To restart the output:

 the channel must be restarted by writing the corresponding ON bit in the channel control register #2:#6 or output control register #8