



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 56F8355/56F8155

Data Sheet

*Preliminary Technical Data*

**56F8300**  
**16-Bit Digital Signal Controllers**

MC56F8355  
Rev. 17  
08/2009

[freescale.com](http://freescale.com)

## Document Revision History

Version History	Description of Change
Rev 0.0	Initial release
Rev 1.0	Fixed typos in Section 1.1.3; Replace any reference to Flash Interface Unit with Flash Memory Module; added note to Vcap pin in <a href="#">Table 2-2</a> ; corrected <a href="#">Table 4-4</a> , removed unnecessary notes in <a href="#">Table 10-12</a> ; corrected temperature range in <a href="#">Table 10-14</a> ; added ADC calibration information to <a href="#">Table 10-23</a> and new graphs in <a href="#">Figure 10-22</a>
Rev 2.0	Corrected 2.2μF to 0.1 μF low ESR capacitor in <a href="#">Table 2-2</a> . Replaced <a href="#">Table 10-16</a> with correct parameters for the 128 package pinout. Corrected (fout/2) with (fout) in <a href="#">Table 10-14</a> . Corrected pinout labels in <a href="#">Figure 11-1</a> .
Rev 3.0	Adding/clarifying notes to <a href="#">Table 4-4</a> to help clarify independent program flash blocks and other Program Flash modes, clarification to <a href="#">Table 10-22</a> , corrected Digital Input Current Low (pullup enabled) numbers in <a href="#">Table 10-5</a> . Removed text and Table 10-2; replaced with note to <a href="#">Table 10-1</a> .
Rev 4.0	Correcting <a href="#">Table 4-6</a> Address locations.
Rev 5.0	Added 56F8155 information; edited to indicate differences in 56F8355 and 56F8155. Reformatted for Freescale look and feel. Updated Temperature Sensor and ADC tables, then updated balance of electrical tables for consistency throughout the family. Clarified I/O power description in <a href="#">Table 2-2</a> , added note to <a href="#">Table 10-7</a> and clarified <a href="#">Section 12.3</a> .
Rev 6.0	Added output voltage maximum value and note to clarify in <a href="#">Table 10-1</a> ; also removed overall life expectancy note, since life expectancy is dependent on customer usage and must be determined by reliability engineering. Clarified value and unit measure for Maximum allowed P <sub>D</sub> in <a href="#">Table 10-3</a> . Corrected note about average value for Flash Data Retention in <a href="#">Table 10-4</a> . Added new RoHS-compliant orderable part numbers in <a href="#">Table 13-1</a> .
Rev 7.0	Updated <a href="#">Table 10-23</a> to reflect new value for maximum Uncalibrated Gain Error
Rev 8.0	Deleted RSTO from Pin Group 2 (listed after <a href="#">Table 10-1</a> ). Deleted formula for Max Ambient Operating Temperature (Automotive) and Max Ambient Operating Temperature (Industrial) in <a href="#">Table 10-4</a> . Added RoHS-compliance and “pb-free” language to back cover.
Rev 9.0	Added information/corrected state during reset in <a href="#">Table 2-2</a> . Clarified external reference crystal frequency for PLL in <a href="#">Table 10-14</a> by increasing maximum value to 8.4MHz.
Rev 10.0	Replaced “Tri-stated” with an explanation in State During Reset column in <a href="#">Table 2-2</a> .
Rev 11.0	Corrected bootflash memory map layout in <a href="#">Table 4-4</a> to 16KB.
Rev. 12	<ul style="list-style-type: none"> <li>• Added the following note to the description of the TMS signal in <a href="#">Table 2-2</a>: <b>Note:</b> Always tie the TMS pin to V<sub>DD</sub> through a 2.2K resistor.</li> <li>• Added the following note to the description of the <math>\overline{\text{TRST}}</math> signal in <a href="#">Table 2-2</a>: <b>Note:</b> For normal operation, connect <math>\overline{\text{TRST}}</math> directly to V<sub>SS</sub>. If the design is to be used in a debugging environment, <math>\overline{\text{TRST}}</math> may be tied to V<sub>SS</sub> through a 1K resistor.</li> </ul>

Please see <http://www.freescale.com> for the most current data sheet revision.


## Document Revision History (Continued)

Version History	Description of Change
Rev 13	<ul style="list-style-type: none"> <li>• <b>Table 2-2</b> — TDO pullup is not enabled</li> <li>• <b>Table 2-2</b> — PWM pullup is not enabled</li> <li>• <b>Table 2-2</b> — CAN_TX — remove pullup related text</li> <li>• <b>Table 2-2</b> — Adding pullup is enabled to several rows for clarification</li> <li>• <b>Section 4</b> — Factory Programmed Memory — add ADC calibration vector</li> </ul>
Rev 14	<ul style="list-style-type: none"> <li>• <b>Section 4</b> — Factory Programmed Memory — remove ADC calibration vector</li> <li>• <b>Section 10</b> — Add <b>Figure 10-1</b></li> <li>• <b>Section 10</b> — ADC correction factor refinement in <b>Table 10-23</b></li> </ul>
Rev 15	<ul style="list-style-type: none"> <li>• <b>Table 2-2</b> — Remove pullup is enabled from TDO, PWMA0–PWMA5, and PWMB0–PWMB5.</li> </ul>
Rev 16	<ul style="list-style-type: none"> <li>• <b>Figure 10-1</b> — Label the vertical axis and include the phrase “maximum current” in the title of the figure.</li> <li>• Remove the equation fragment from the bottom of <b>Table 10-3 on page 133</b>.</li> </ul>
Rev 17	<ul style="list-style-type: none"> <li>• <b>Table 10-23</b> — Added non-averaged DC drift of error over temperature specification and footnote.</li> </ul>

# 56F8355/56F8155 General Description

**Note:** Features in *italics> are NOT available in the 56F8155 device.*

- Up to 60 MIPS at 60MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- 256KB Program Flash
- *4KB Program RAM*
- *8KB Data Flash*
- 16KB Data RAM
- 16KB Boot Flash
- Up to two 6-channel PWM modules
- Four 4-channel, 12-bit ADCs
- *Temperature Sensor*
- Up to two Quadrature Decoders
- *FlexCAN module*
- Two Serial Communication Interfaces (SCIs)
- Up to two Serial Peripheral Interface (SPIs)
- Up to four general purpose Quad Timers
- Computer Operating Properly (COP)/Watchdog
- JTAG/Enhanced On-Chip Emulation (OnCE™) for unobtrusive, real-time debugging
- Up to 49 GPIO lines
- 128-pin LQFP Package



**56F8355/56F8155 Block Diagram**

# Table of Contents

<b>Part 1 Overview . . . . .</b>	<b>6</b>	<b>Part 8 General Purpose Input/Output (GPIO) . . . . .</b>	<b>125</b>
1.1 56F8355/56F8155 Features . . . . .	6	8.1 Introduction . . . . .	125
1.2 Device Description . . . . .	8	8.2 Memory Maps . . . . .	126
1.3 Award-Winning Development Environment . . . . .	10	8.3 Configuration . . . . .	126
1.4 Architecture Block Diagram . . . . .	10	<b>Part 9 Joint Test Action Group (JTAG) 131</b>	
1.5 Product Documentation . . . . .	14	9.1 56F8355 Information . . . . .	131
1.6 Data Sheet Conventions . . . . .	15	<b>Part 10 Specifications . . . . .</b>	<b>131</b>
<b>Part 2 Signal/Connection Descriptions. 16</b>		10.1 General Characteristics . . . . .	131
2.1 Introduction . . . . .	16	10.2 DC Electrical Characteristics . . . . .	135
2.2 Signal Pins . . . . .	19	10.3 AC Electrical Characteristics . . . . .	139
<b>Part 3 On-Chip Clock Synthesis (OCCS) 35</b>		10.4 Flash Memory Characteristics . . . . .	140
3.1 Introduction . . . . .	35	10.5 External Clock Operation Timing . . . . .	140
3.2 External Clock Operation . . . . .	35	10.6 Phase Locked Loop Timing . . . . .	141
3.3 Registers . . . . .	37	10.7 Crystal Oscillator Timing . . . . .	141
<b>Part 4 Memory Map . . . . .</b>	<b>37</b>	10.8 Reset, Stop, Wait, Mode Select, and Interrupt Timing . . . . .	142
4.1 Introduction . . . . .	37	10.9 Serial Peripheral Interface (SPI) Timing . . . . .	144
4.2 Program Map . . . . .	38	10.10 Quad Timer Timing . . . . .	147
4.3 Interrupt Vector Table . . . . .	40	10.11 Quadrature Decoder Timing . . . . .	148
4.4 Data Map . . . . .	43	10.12 Serial Communication Interface (SCI) Timing . . . . .	149
4.5 Flash Memory Map . . . . .	43	10.13 Controller Area Network (CAN) Timing . . . . .	149
4.6 EOnCE Memory Map . . . . .	44	10.14 JTAG Timing . . . . .	150
4.7 Peripheral Memory Mapped Registers . . . . .	45	10.15 Analog-to-Digital Converter (ADC) Parameters . . . . .	151
4.8 Factory Programmed Memory . . . . .	72	10.16 Equivalent Circuit for ADC Inputs . . . . .	155
<b>Part 5 Interrupt Controller (ITCN) . . . . .</b>	<b>72</b>	10.17 Power Consumption . . . . .	155
5.1 Introduction . . . . .	72	<b>Part 11 Packaging . . . . .</b>	<b>157</b>
5.2 Features . . . . .	73	11.1 56F8355 Package and Pin-Out Information . . . . .	157
5.3 Functional Description . . . . .	73	11.2 56F8155 Package and Pin-Out Information . . . . .	160
5.4 Block Diagram . . . . .	75	<b>Part 12 Design Considerations . . . . .</b>	<b>165</b>
5.5 Operating Modes . . . . .	75	12.1 Thermal Design Considerations . . . . .	165
5.6 Register Descriptions . . . . .	76	12.2 Electrical Design Considerations . . . . .	166
5.7 Resets . . . . .	102	12.3 Power Distribution and I/O Ring Implementation . . . . .	167
<b>Part 6 System Integration Module (SIM) 104</b>		<b>Part 13 Ordering Information . . . . .</b>	<b>168</b>
6.1 Overview . . . . .	104		
6.2 Features . . . . .	104		
6.3 Operating Modes . . . . .	104		
6.4 Operating Mode Register . . . . .	105		
6.5 Register Descriptions . . . . .	106		
6.6 Clock Generation Overview . . . . .	120		
6.7 Power Down Modes Overview . . . . .	120		
6.8 Stop and Wait Mode Disable Function . . . . .	121		
6.9 Resets . . . . .	122		
<b>Part 7 Security Features . . . . .</b>	<b>122</b>		
7.1 Operation with Security Enabled . . . . .	122		
7.2 Flash Access Blocking Mechanisms . . . . .	123		

# Part 1 Overview

## 1.1 56F8355/56F8155 Features

### 1.1.1 Core

- Efficient 16-bit 56800E family controller engine with dual Harvard architecture
- Up to 60 Million Instructions Per Second (MIPS) at 60MHz core frequency
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Four 36-bit accumulators, including extension bits
- Arithmetic and logic multi-bit shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Three internal address buses
- Four internal data buses
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/EOnCE debug programming interface

### 1.1.2 Differences Between Devices

**Table 1-1** outlines the key differences between the 56F8355 and 56F8155 devices.

**Table 1-1 Device Differences**

Feature	56F8355	56F8155
Guaranteed Speed	60MHz/60 MIPS	40MHz/40MIPS
Program RAM	4KB	Not Available
Data Flash	8KB	Not Available
PWM	2 x 6	1 x 6
CAN	1	Not Available
Quad Timer	4	2
Quadrature Decoder	2 x 4	1 x 4
Temperature Sensor	1	Not Available

### 1.1.3 Memory

**Note:** *Features in italics are NOT available in the 56F8155 device.*

- Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Flash security protection feature
- On-chip memory, including a low-cost, high-volume Flash solution
  - 256KB of Program Flash
  - *4KB of Program RAM*
  - *8KB of Data Flash*
  - 16KB of Data RAM
  - 16KB of Boot Flash
- *EEPROM emulation capability*

### 1.1.4 Peripheral Circuits

**Note:** *Features in italics are NOT available in the 56F8155 device.*

- Pulse Width Modulator module:
  - In the 56F8355, two Pulse Width Modulator modules, each with six PWM outputs, three Current Sense inputs, and four Fault inputs; fault-tolerant design with dead time insertion; supports both center-aligned and edge-aligned modes
  - In the 56F8155, one Pulse Width Modulator module with six PWM outputs, three Current Sense inputs and three Fault inputs; fault-tolerant design with dead time insertion; supports both center-aligned and edge-aligned modes
- Four 12-bit, Analog-to-Digital Converters (ADCs), which support four simultaneous conversions with quad, 4-pin multiplexed inputs; ADC and PWM modules can be synchronized through Timer C, channels 2 and 3
- Quadrature Decoder:
  - In the 56F8355, two four-input Quadrature Decoders or two additional Quad Timers
  - In the 56F8155, one four-input Quadrature Decoder, which works in conjunction with Quad Timer A
- *Temperature Sensor can be connected, on the board, to any of the ADC inputs to monitor the on-chip temperature*
- Quad Timer:





- In the 56F8355, four dedicated general-purpose Quad Timers totaling six dedicated pins: Timer C with two pins and Timer D with four pins
- In the 56F8155, two Quad Timers; Timer A and Timer C both work in conjunction with GPIO
- Optional On-Chip Regulator
- *FlexCAN (CAN Version 2.0 B-compliant) module with 2-pin port for transmit and receive*
- Two Serial Communication Interfaces (SCIs), each with two pins (or four additional GPIO lines)
- Up to two Serial Peripheral Interfaces (SPIs), both with configurable 4-pin port (or eight additional GPIO lines); SPI 1 can also be used as Quadrature Decoder 1 or Quad Timer B
- Computer Operating Properly (COP)/Watchdog timer
- Two dedicated external interrupt pins
- 49 General Purpose I/O (GPIO) pins; 28 pins dedicated to GPIO
- External reset input pin for hardware reset
- External reset output pin for system reset
- Integrated low-voltage interrupt module
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, processor speed-independent, real-time debugging
- Software-programmable, Phase Lock Loop-based frequency synthesizer for the core clock

### 1.1.5 Energy Information

- Fabricated in high-density CMOS with 5V-tolerant, TTL-compatible digital inputs
- On-board 3.3V down to 2.6V voltage regulator for powering internal logic and memories; can be disabled
- On-chip regulators for digital and analog circuitry to lower cost and reduce noise
- Wait and Stop modes available
- ADC smart power management
- Each peripheral can be individually disabled to save power

## 1.2 Device Description

The 56F8355 and 56F8155 are members of the 56800E core-based family of controllers. It combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the 56F8355 and 56F8155 are well-suited for many applications. The devices include many peripherals that are especially useful for motion control, smart appliances, steppers, encoders, tachometers, limit switches, power supply and control, *automotive* control (56F8355 only), engine management, noise suppression, remote utility metering, industrial control for power, lighting, and automation applications.

The 56800E core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C/C++ Compilers to enable rapid development of optimized control applications.

The 56F8355 and 56F8155 support program execution from internal memories. Two data operands can be accessed from the on-chip data RAM per instruction cycle. These devices also provide two external dedicated interrupt lines and up to 49 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

### 1.2.1 56F8355 Features

The 56F8355 controller includes 256KB of Program Flash and 8KB of Data Flash (each programmable through the JTAG port) with 4KB of Program RAM and 16KB of Data RAM. A total of 16KB of Boot Flash is incorporated for easy customer inclusion of field-programmable software routines that can be used to program the main Program and Data Flash memory areas. Both Program and Data Flash memories can be independently bulk erased or erased in page sizes. Program Flash page erase size is 1KB. Boot and Data Flash page erase size is 512 bytes. The Boot Flash memory can also be either bulk or page erased.

A key application-specific feature of the 56F8355 is the inclusion of two Pulse Width Modulator (PWM) modules. These modules each incorporate three complementary, individually programmable PWM signal output pairs (each module is also capable of supporting six independent PWM functions, for a total of 12 PWM outputs) to enhance motor control functionality. Complementary operation permits programmable dead time insertion, distortion correction via current sensing by software, and separate top and bottom output polarity control. The up-counter value is programmable to support a continuously variable PWM frequency. Edge-aligned and center-aligned synchronous pulse width control (0% to 100% modulation) is supported. The device is capable of controlling most motor types: ACIM (AC Induction Motors); both BDC and BLDC (Brush and Brushless DC motors); SRM and VRM (Switched and Variable Reluctance Motors); and stepper motors. The PWMs incorporate fault protection and cycle-by-cycle current limiting with sufficient output drive capability to directly drive standard optoisolators. A “smoke-inhibit”, write-once protection feature for key parameters is also included. A patented PWM waveform distortion correction circuit is also provided. Each PWM is double-buffered and includes interrupt controls to permit integral reload rates to be programmable from 1 to 16. The PWM modules provide a reference output to synchronize the Analog-to-Digital Converters through two channels of Quad Timer C.

The 56F8355 incorporates two Quadrature Decoders capable of capturing all four transitions on the two-phase inputs, permitting generation of a number proportional to actual position. Speed computation capabilities accommodate both fast- and slow-moving shafts. An integrated watchdog timer in the Quadrature Decoder can be programmed with a time-out value to alert when no shaft motion is detected. Each input is filtered to ensure only true transitions are recorded.

This controller also provides a full set of standard programmable peripherals that include two Serial Communications Interfaces (SCIs); two Serial Peripheral Interfaces (SPIs); and four Quad Timers. Any of these interfaces can be used as General-Purpose Input/Outputs (GPIOs) if that function is not required. A Flex Controller Area Network (FlexCAN) interface (CAN Version 2.0 B-compliant) and an internal interrupt controller are included on the 56F8355.

### 1.2.2 56F8155 Features

The 56F8155 controller includes 256KB of Program Flash, programmable through the JTAG port, and 16KB of Data RAM. A total of 16KB of Boot Flash is incorporated for easy customer inclusion of field-programmable software routines that can be used to program the main Program Flash memory area. The Program Flash memory can be independently bulk erased or erased in pages; Program Flash page

erase size is 1KB. The Boot Flash page erase size is 512 bytes; Boot Flash memory can also be either bulk or page erased.

A key application-specific feature of the 56F8155 is the inclusion of one Pulse Width Modulator (PWM) module. This module incorporates three complementary, individually programmable PWM signal output pairs and can also support six independent PWM functions to enhance motor control functionality. Complementary operation permits programmable dead time insertion, distortion correction via current sensing by software, and separate top and bottom output polarity control. The up-counter value is programmable to support a continuously variable PWM frequency. Edge-aligned and center-aligned synchronous pulse width control (0% to 100% modulation) is supported. The device is capable of controlling most motor types: ACIM (AC Induction Motors); both BDC and BLDC (Brush and Brushless DC motors); SRM and VRM (Switched and Variable Reluctance Motors); and stepper motors. The PWM incorporates fault protection and cycle-by-cycle current limiting with sufficient output drive capability to directly drive standard optoisolators. A “smoke-inhibit”, write-once protection feature for key parameters is also included. A patented PWM waveform distortion correction circuit is also provided. The PWM is double-buffered and includes interrupt controls to permit integral reload rates to be programmable from 1 to 16. The PWM module provides reference outputs to synchronize the Analog-to-Digital Converters through two channels of Quad Timer C.

The 56F8155 incorporates a Quadrature Decoder capable of capturing all four transitions on the two-phase inputs, permitting generation of a number proportional to actual position. Speed computation capabilities accommodate both fast- and slow-moving shafts. An integrated watchdog timer in the Quadrature Decoder can be programmed with a time-out value to alert when no shaft motion is detected. Each input is filtered to ensure only true transitions are recorded.

This controller also provides a full set of standard programmable peripherals that include two Serial Communications Interfaces (SCIs); two Serial Peripheral Interfaces (SPIs); and two Quad Timers. Any of these interfaces can be used as General Purpose Input/Outputs (GPIOs) if that function is not required. An internal interrupt controller is also a part of the 56F8155.

### 1.3 Award-Winning Development Environment

Processor Expert™ (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.

The CodeWarrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, CodeWarrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.


### 1.4 Architecture Block Diagram

**Note:** *Features in italics are NOT available in the 56F8155 device and are shaded in the following figures.*

The 56F8355/56F8155 architecture is shown in [Figure 1-1](#) and [Figure 1-2](#). [Figure 1-1](#) illustrates how the 56800E system buses communicate with internal memories and the IP Bus Bridge. [Table 1-1](#) lists the internal buses in the 56800E architecture and provides a brief description of their function. [Figure 1-2](#) shows the peripherals and control blocks connected to the IP Bus Bridge. The figures do not show the

on-board regulator and power and ground signals. They also do not show the multiplexing between peripherals or the dedicated GPIOs. Please see [Part 2, Signal/Connection Descriptions](#), to see which signals are multiplexed with those of other peripherals.


Also shown in [Figure 1-2](#) are connections between the PWM, Timer C and ADC blocks. These connections allow the PWM and/or Timer C to control the timing of the start of ADC conversions. The Timer C channel indicated can generate periodic start (SYNC) signals to the ADC to start its conversions. In another operating mode, the PWM load interrupt (SYNC output) signal is routed internally to the Timer C input channel as indicated. The timer can then be used to introduce a controllable delay before generating its output signal. The timer output then triggers the ADC. To fully understand this interaction, please see the [56F8300 Peripheral User Manual](#) for clarification on the operation of all three of these peripherals.



**Figure 1-1 System Bus Interfaces**

**Note:** Flash memories are encapsulated within the Flash Memory (FM) Module. Flash control is accomplished by the I/O to the FM over the peripheral bus, while reads and writes are completed between the core and the Flash memories.

**Note:** The primary data RAM port is 32 bits wide. Other data ports are 16 bits.



**Figure 1-2 Peripheral Subsystem**

**Table 1-2 Bus Signal Names**

Name	Function
<b>Program Memory Interface</b>	
pdb_m[15:0]	Program data bus for instruction word fetches or read operations.
cdbw[15:0]	Primary core data bus used for program memory writes. (Only these 16 bits of the cdbw[31:0] bus are used for writes to program memory.)
pab[20:0]	Program memory address bus. Data is returned on pdb_m bus.
<b>Primary Data Memory Interface Bus</b>	
cdb_r_m[31:0]	Primary core data bus for memory reads. Addressed via xab1 bus.
cdbw[31:0]	Primary core data bus for memory writes. Addressed via xab1 bus.
xab1[23:0]	Primary data address bus. Capable of addressing bytes <sup>1</sup> , words, and long data types. Data is written on cdbw and returned on cdb_r_m. Also used to access memory-mapped I/O.
<b>Secondary Data Memory Interface</b>	
xdb2_m[15:0]	Secondary data bus used for secondary data address bus xab2 in the dual memory reads.
xab2[23:0]	Secondary data address bus used for the second of two simultaneous accesses. Capable of addressing only words. Data is returned on xdb2_m.
<b>Peripheral Interface Bus</b>	
IPBus [15:0]	Peripheral bus accesses all on-chip peripherals registers. This bus operates at the same clock rate as the Primary Data Memory and therefore generates no delays when accessing the processor. Write data is obtained from cdbw. Read data is provided to cdb_r_m.

1. Byte accesses can only occur in the bottom half of the memory address space. The MSB of the address will be forced to 0.

## 1.5 Product Documentation

The documents listed in **Table 1-3** are required for a complete description and proper design with the 56F8355 and 56F8155 devices. Documentation is available from local Freescale distributors, Freescale semiconductor sales offices, Freescale Literature Distribution Centers, or online at <http://www.freescale.com>.

**Table 1-3 Chip Documentation**

Topic	Description	Order Number
DSP56800E Reference Manual	Detailed description of the 56800E family architecture, and 16-bit controller core processor and the instruction set	DSP56800EERM
<b>56F8300 Peripheral User Manual</b>	Detailed description of peripherals of the 56F8300 devices	MC56F8300UM
56F8300 SCI/CAN Bootloader User Manual	Detailed description of the SCI/CAN Bootloaders 56F8300 family of devices	MC56F83xxBLUM

**Table 1-3 Chip Documentation**

Topic	Description	Order Number
56F8355/56F8155 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	MC56F8355
Errata	Details any chip issues that might be present	MC56F8355E MC56F8155E

## 1.6 Data Sheet Conventions

This data sheet uses the following conventions:

$\overline{\text{OVERBAR}}$  This is used to indicate a signal that is active when pulled low. For example, the  $\overline{\text{RESET}}$  pin is active when low.

“asserted” A high true (active high) signal is high or a low true (active low) signal is low.

“deasserted” A high true (active high) signal is low or a low true (active low) signal is high.

Examples:	Signal/Symbol	Logic State	Signal State	Voltage <sup>1</sup>
	$\overline{\text{PIN}}$	True	Asserted	$V_{IL}/V_{OL}$
	$\overline{\text{PIN}}$	False	Deasserted	$V_{IH}/V_{OH}$
	PIN	True	Asserted	$V_{IH}/V_{OH}$
	PIN	False	Deasserted	$V_{IL}/V_{OL}$

1. Values for  $V_{IL}$ ,  $V_{OL}$ ,  $V_{IH}$ , and  $V_{OH}$  are defined by individual product specifications.



## Part 2 Signal/Connection Descriptions

### 2.1 Introduction

The input and output signals of the 56F8355 and 56F8155 are organized into functional groups, as shown in [Table 2-1](#) and as illustrated in [Figure 2-1](#). In [Table 2-2](#), each table row describes the signal or signals present on a pin.

**Table 2-1 Functional Group Pin Allocations**


Functional Group	Number of Pins in Package	
	56F8355	56F8155
Power ( $V_{DD}$ or $V_{DDA}$ )	9	9
Power Option Control	1	1
Ground ( $V_{SS}$ or $V_{SSA}$ )	6	6
Supply Capacitors <sup>1</sup> & $V_{PP}$	6	6
PLL and Clock	4	4
Bus Control	6	6
Interrupt and Program Control	4	4
Pulse Width Modulator (PWM) Ports	26	13
Serial Peripheral Interface (SPI) Port 0	4	4
Serial Peripheral Interface (SPI) Port 1	—	4
Quadrature Decoder Port 0 <sup>2</sup>	4	4
Quadrature Decoder Port 1 <sup>3</sup>	4	—
Serial Communications Interface (SCI) Ports	4	4
CAN Ports	2	—
Analog-to-Digital Converter (ADC) Ports	21	21
Timer Module Ports	6	4
JTAG/Enhanced On-Chip Emulation (EOnCE)	5	5
Temperature Sense	1	—
Dedicated GPIO ( Address Bus = 11; Data Bus = 4; Other = 13 <sup>4</sup> )	28	28

1. If the on-chip regulator is disabled, the  $V_{CAP}$  pins serve as 2.5V  $V_{DD\_CORE}$  power inputs

2. Alternately, can function as Quad Timer pins or GPIO


3. Pins in this section can function as Quad Timer, SPI 1, or GPIO

4. EMI not functional in these packages; use as GPIO pins.



**Figure 2-1 56F8355 Signals Identified by Functional Group<sup>1</sup> (128-pin LQFP)**

1. Alternate pin functionality is shown in parenthesis; pin direction/type shown is the default functionality.



\* not functional in this package; use as GPIO pins

**Figure 2-2 56F8155 Signals Identified by Functional Group<sup>1</sup> (128-pin LQFP)**

1. Alternate pin functionality is shown in parenthesis; pin direction/type shown is the default functionality.

## 2.2 Signal Pins

After reset, all pins are by default the primary function. Any alternate functionality must be programmed.

EMI is not functional in this package; since only part of the address/data bus is bonded out, use as GPIO pins.

**Note:** *Signals in italics are NOT available in the 56F8155 device.*

If the “State During Reset” lists more than one state for a pin, the first state is the actual reset state. Other states show the reset condition of the alternate function, which you get if the alternate pin function is selected without changing the configuration of the alternate peripheral. For example, the A8/GPIOA0 pin shows that it is tri-stated during reset. If the GPIOA\_PER is changed to select the GPIO function of the pin, it will become an input if no other registers are changed.

**Table 2-2 Signal and Package Information for the 128-Pin LQFP**

Signal Name	Pin No.	Type	State During Reset	Signal Description
V <sub>DD_IO</sub>	4	Supply		<b>I/O Power</b> — This pin supplies 3.3V power to the chip I/O interface and also the Processor core through the on-chip voltage regulator, if it is enabled.
V <sub>DD_IO</sub>	14			
V <sub>DD_IO</sub>	25			
V <sub>DD_IO</sub>	36			
V <sub>DD_IO</sub>	62			
V <sub>DD_IO</sub>	76			
V <sub>DD_IO</sub>	112			
V <sub>DDA_ADC</sub>	94	Supply		<b>ADC Power</b> — This pin supplies 3.3V power to the ADC modules. It must be connected to a clean analog power supply.
V <sub>DDA_OSC_PLL</sub>	72	Supply		<b>Oscillator and PLL Power</b> — This pin supplies 3.3V power to the OSC and to the internal regulator that in turn supplies the Phase Locked Loop. It must be connected to a clean analog power supply.
V <sub>SS</sub>	3	Supply		<b>V<sub>SS</sub></b> — These pins provide ground for chip logic and I/O drivers.
V <sub>SS</sub>	21			
V <sub>SS</sub>	35			
V <sub>SS</sub>	59			
V <sub>SS</sub>	65			

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

Signal Name	Pin No.	Type	State During Reset	Signal Description
V <sub>SSA_ADC</sub>	95	Supply		<b>ADC Analog Ground</b> — This pin supplies an analog ground to the ADC modules.
OCR_DIS	71	Input	Input	<b>On-Chip Regulator Disable</b> — Tie this pin to V <sub>SS</sub> to enable the on-chip regulator. Tie this pin to V <sub>DD</sub> to disable the on-chip regulator.  <b>This pin is intended to be a static DC signal from power-up to shut down. Do not try to toggle this pin for power savings during operation.</b>
V <sub>CAP1</sub>	49	Supply	Supply	<b>V<sub>CAP1</sub> - 4</b> — When OCR_DIS is tied to V <sub>SS</sub> (regulator enabled), connect each pin to a 2.2μF or greater bypass capacitor in order to bypass the core logic voltage regulator, required for proper chip operation. When OCR_DIS is tied to V <sub>DD</sub> (regulator disabled), these pins become V <sub>DD_CORE</sub> and should be connected to a regulated 2.5V power supply.  <b>Note: This bypass is required even if the chip is powered with an external supply.</b>
V <sub>CAP2</sub>	122			
V <sub>CAP3</sub>	75			
V <sub>CAP4</sub>	13			
V <sub>PP1</sub>	119	Input	Input	<b>V<sub>PP1</sub> - V<sub>PP2</sub></b> — These pins should be left unconnected as an open circuit for normal functionality.
V <sub>PP2</sub>	5			
CLKMODE	79	Input	Input	<b>Clock Input Mode Selection</b> — This input determines the function of the XTAL and EXTAL pins.  1 = External clock input on XTAL is used to directly drive the input clock of the chip. The EXTAL pin should be grounded.  0 = A crystal or ceramic resonator should be connected between XTAL and EXTAL.
EXTAL	74	Input	Input	<b>External Crystal Oscillator Input</b> — This input can be connected to an 8MHz external crystal. Tie this pin low if XTAL is driven by an external clock source.
XTAL	73	Input/ Output	Chip-driven	<b>Crystal Oscillator Output</b> — This output connects the internal crystal oscillator output to an external crystal.  If an external clock is used, XTAL must be used as the input and EXTAL connected to GND.  The input clock can be selected to provide the clock directly to the core. This input clock can also be selected as the input clock for the on-chip PLL.

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

Signal Name	Pin No.	Type	State During Reset	Signal Description
<b>CLKO</b>	6	Output	In reset, output is disabled	<p><b>Clock Output</b> — This pin outputs a buffered clock signal. Using the SIM_CLKO Select Register (SIM_CLKOSR), this pin can be programmed as any of the following: disabled, CLK_MSTR (system clock), IPBus clock, oscillator output, prescaler clock and postscaler clock. Other signals are also available for test purposes.</p> <p>See <a href="#">Part 6.5.7</a> for details.</p>
<b>A8</b> <b>(GPIOA0)</b>	15	Output	In reset, output is disabled, pullup is enabled	<p><b>Address Bus</b> — A8 - A13 specify six of the address lines for external program or data memory accesses. Depending upon the state of the DRV bit in the EMI bus control register (BCR), A8 - A13 and EMI control signals are tri-stated when the external bus is inactive.</p> <p><b>Port A GPIO</b> — These six GPIO pins can be individually programmed as input or output pins.</p> <p>After reset, these pins default to address bus functionality and <u>must</u> be programmed as GPIO.</p> <p>To deactivate the internal pullup resistor, clear the appropriate GPIO bit in the GPIOA_PUR register.</p> <p>Example: GPIOA0, clear bit 0 in the GPIOA_PUR register.</p> <p><b>Note:</b> Primary function is not available in this package configuration; GPIO function must be used instead.</p>
<b>A9</b> <b>(GPIOA1)</b>	16	Schmitt Input/Output		
<b>A10</b> <b>(GPIOA2)</b>	17			
<b>A11</b> <b>(GPIOA3)</b>	18			
<b>A12</b> <b>(GPIOA4)</b>	19			
<b>A13</b> <b>(GPIOA5)</b>	20			
<b>GPIOB0</b> <b>(A16)</b>	27		Schmitt Input/Output	
<b>GPIOB1</b> <b>(A17)</b>	28	Output		
<b>GPIOB2</b> <b>(A18)</b>	29			
<b>GPIOB3</b> <b>(A19)</b>	30			

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

Signal Name	Pin No.	Type	State During Reset	Signal Description
<p><b>GPIOB4</b></p> <p><b>(A20)</b></p> <p><b>(prescaler_clock)</b></p>	31	<p>Schmitt Input/Output</p> <p>Output</p> <p>Output</p>	Input, pullup enabled	<p><b>Port B GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p><b>Address Bus</b> — A20 specifies one of the address lines for external program or data memory accesses. Depending upon the state of the DRV bit in the EMI bus control register (BCR), A20 and EMI control signals are tri-stated when the external bus is inactive.</p> <p><b>Clock Output</b> — can be used to monitor the prescaler_clock on GPIOB4.</p> <p>After reset, the default state is GPIO.</p> <p>This pin can also be used to view the prescaler_clock. In these cases, the GPIOB_PER can be used to disable the GPIO. The CLKOSR register in the SIM can then be used to choose between address and clock functions; see <a href="#">Part 6.5.7</a> for details.</p> <p>To deactivate the internal pullup resistor, clear clear bit 4 in the GPIOB_PUR register.</p>
<p><b>D7</b></p> <p><b>(GPIOF0)</b></p>	22	Input/Output	In reset, output is disabled, pullup is enabled	<p><b>Data Bus</b> — D7 - D10 specify part of the data for external program or data memory accesses. Depending upon the state of the DRV bit in the EMI bus control register (BCR), D7 - D10 are tri-stated when the external bus is inactive</p> <p><b>Port F GPIO</b> — These four GPIO pins can be individually programmed as input or output pins.</p> <p>After reset, these pins default to data bus functionality and should be programmed as GPIO.</p> <p>To deactivate the internal pullup resistor, clear the appropriate GPIO bit in the GPIOF_PUR register.</p> <p>Example: GPIOF0, clear bit 0 in the GPIOF_PUR register.</p> <p><b>Note:</b> Primary function is not available in this package configuration; GPIO function must be used instead.</p>
<p><b>D8</b></p> <p><b>(GPIOF1)</b></p>	23	Input/Output		
<p><b>D9</b></p> <p><b>(GPIOF2)</b></p>	24	Input/Output		
<p><b>D10</b></p> <p><b>(GPIOF3)</b></p>	26	Input/Output		

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

Signal Name	Pin No.	Type	State During Reset	Signal Description
<b>GPIOD0</b>  <b>(<math>\overline{CS2}</math>)</b>	42	Input/ Output  Output	Input, pullup enabled	<p><b>Port D GPIO</b> — These six GPIO pins can be individually programmed as input or output pins.</p> <p><b>Chip Select</b> — <math>\overline{CS2}</math> - <math>\overline{CS7}</math> may be programmed within the EMI module to act as chip selects for specific areas of the external memory map. Depending upon the state of the DRV bit in the EMI bus control register (BCR), CS2 - CS7 are tri-stated when the external bus is inactive.</p> <p>After reset, these pins are configured as GPIO.</p> <p>To deactivate the internal pullup resistor, clear the appropriate GPIO bit in the GPIOD_PUR register.</p> <p>Example: GPIOD0, clear bit 0 in the GPIOD_PUR register.</p>
<b>GPIOD1</b> <b>(CS3)</b>	43			
<b>GPIOD2</b> <b>(CS4)</b>	44			
<b>GPIOD3</b> <b>(CS5)</b>	45			
<b>GPIOD4</b> <b>(CS6)</b>	46			
<b>GPIOD5</b> <b>(CS7)</b>	47			
<b>TXD0</b>  <b>(GPIOE0)</b>	7	Output  Input/ Output	In reset, output is disabled, pullup is enabled	<p><b>Transmit Data</b> — SCI0 transmit data output</p> <p><b>Port E GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is SCI output.</p> <p>To deactivate the internal pullup resistor, clear bit 0 in the GPIOE_PUR register.</p>
<b>RXD0</b>  <b>(GPIOE1)</b>	8	Input  Input/ Output	Input, pullup enabled	<p><b>Receive Data</b> — SCI0 receive data input</p> <p><b>Port E GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is SCI output.</p> <p>To deactivate the internal pullup resistor, clear bit 1 in the GPIOE_PUR register.</p>
<b>TXD1</b>  <b>(GPIOD6)</b>	40	Output  Input/ Output	In reset, output is disabled, pullup is enabled	<p><b>Transmit Data</b> — SCI1 transmit data output</p> <p><b>Port D GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is SCI output.</p> <p>To deactivate the internal pullup resistor, set bit 6 in the GPIOD_PUR register.</p>



**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

Signal Name	Pin No.	Type	State During Reset	Signal Description
<b>RXD1</b> (GPIOD7)	41	Input  Input/ Output	Input, pullup enabled	<p><b>Receive Data</b> — SCI1 receive data input</p> <p><b>Port D GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is SCI input.</p> <p>To deactivate the internal pullup resistor, clear bit 7 in the GPIOD_PUR register.</p>
<b>TCK</b>	115	Schmitt Input	Input, pulled low internally	<p><b>Test Clock Input</b> — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pull-down resistor.</p>
<b>TMS</b>	116	Schmitt Input	Input, pulled high internally	<p><b>Test Mode Select Input</b> — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pullup resistor.</p> <p>To deactivate the internal pullup resistor, set the JTAG bit in the SIM_PUDR register.</p> <p><b>Note:</b> Always tie the TMS pin to <math>V_{DD}</math> through a 2.2K resistor.</p>
<b>TDI</b>	117	Schmitt Input	Input, pulled high internally	<p><b>Test Data Input</b> — This input pin provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an on-chip pullup resistor.</p> <p>To deactivate the internal pullup resistor, set the JTAG bit in the SIM_PUDR register.</p>
<b>TDO</b>	118	Output	In reset, output is disabled	<p><b>Test Data Output</b> — This tri-stateable output pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states, and changes on the falling edge of TCK.</p>

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

Signal Name	Pin No.	Type	State During Reset	Signal Description
$\overline{\text{TRST}}$	114	Schmitt Input	Input, pulled high internally	<p><b>Test Reset</b> — As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, <math>\overline{\text{TRST}}</math> should be asserted whenever <math>\overline{\text{RESET}}</math> is asserted. The only exception occurs in a debugging environment when a hardware device reset is required and the JTAG/EOnCE module must not be reset. In this case, assert <math>\overline{\text{RESET}}</math>, but do not assert <math>\overline{\text{TRST}}</math>.</p> <p>To deactivate the internal pullup resistor, set the JTAG bit in the SIM_PUDR register.</p> <p><b>Note:</b> For normal operation, connect <math>\overline{\text{TRST}}</math> directly to <math>V_{SS}</math>. If the design is to be used in a debugging environment, <math>\overline{\text{TRST}}</math> may be tied to <math>V_{SS}</math> through a 1K resistor.</p>
<p><b>PHASEA0</b></p> <p><b>(TA0)</b></p> <p><b>(GPIOC4)</b></p>	127	<p>Schmitt Input</p> <p>Schmitt Input/Output</p> <p>Schmitt Input/Output</p>	Input, pullup enabled	<p><b>Phase A</b> — Quadrature Decoder 0, PHASEA input</p> <p><b>TA0</b> — Timer A, Channel 0</p> <p><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is PHASEA0.</p> <p>To deactivate the internal pullup resistor, clear bit 4 of the GPIOC_PUR register.</p>
<p><b>PHASEB0</b></p> <p><b>(TA1)</b></p> <p><b>(GPIOC5)</b></p>	128	<p>Schmitt Input</p> <p>Schmitt Input/Output</p> <p>Schmitt Input/Output</p>	Input, pullup enabled	<p><b>Phase B</b> — Quadrature Decoder 0, PHASEB input</p> <p><b>TA1</b> — Timer A, Channel 1</p> <p><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is PHASEB0.</p> <p>To deactivate the internal pullup resistor, clear bit 5 of the GPIOC_PUR register.</p>