



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MC68334

Technical Summary

32-Bit Modular Microcontroller

1 Introduction

The MC68334, a highly-integrated 32-bit microcontroller, combines high-performance data manipulation capabilities with powerful peripheral subsystems. The MCU is built up from standard modules that interface through a common intermodule bus (IMB). Standardization facilitates rapid development of devices tailored for specific applications.

The MCU incorporates a 32-bit CPU (CPU32), a system integration module (SIM), an 8/10-bit analog-to-digital converter (ADC), a time processor unit (TPU) and a 1-Kbyte static RAM module with TPU emulation capability (TPURAM).

The MCU can either synthesize an internal clock signal from an external reference or use an external clock input directly. Operation with a 32.768-kHz reference frequency is standard. The maximum system clock speed is 20.97 MHz. System hardware and software allow changes in clock rate during operation. Because MCU operation is fully static, register and memory contents are not affected by clock rate changes.

High-density complementary metal-oxide semiconductor (HCMOS) architecture makes the basic power consumption of the MCU low. Power consumption can be minimized by stopping the system clock. The CPU32 instruction set includes a low-power stop (LPSTOP) command that efficiently implements this capability.

This document contains information about a new product. Specifications and information herein are subject to change without notice.

Table 1 Ordering Information

| Package Type | TPU Type | Temperature | Frequency | Order Number |
|--------------|----------------|----------------|-----------|---------------|
| 132-Pin PQFP | Motion Control | -40 to +85 °C | 16 MHz | MC68334GCFC16 |
| | | | 20 MHz | MC68334GCFC20 |
| | | -40 to +105 °C | 16 MHz | MC68334GVFC16 |
| | | | 20 MHz | MC68334GVFC20 |
| | | -40 to +125 °C | 16 MHz | MC68334GMFC16 |
| | | | 20 MHz | MC68334GMFC20 |

| Order Quantity | | |
|-----------------|------------------|------------------|
| SP Prefix | No Affix | B1 Suffix |
| 2-Piece Tray | 36-Piece Tray | 180 (5 Trays) |


TABLE OF CONTENTS

| Section | Page |
|---|-----------|
| 1 Introduction | 1 |
| 1.1 Features | 3 |
| 1.2 Block Diagram | 3 |
| 1.3 Pin Assignments | 5 |
| 1.4 Address Map | 6 |
| 1.5 Intermodule Bus | 6 |
| 2 Signal Descriptions | 7 |
| 2.1 Pin Characteristics | 7 |
| 2.2 MCU Power Connections | 8 |
| 2.3 MCU Driver Types | 8 |
| 2.4 Signal Characteristics | 9 |
| 2.5 Signal Function | 10 |
| 3 System Integration Module | 11 |
| 3.1 Overview | 11 |
| 3.2 System Configuration and Protection Block | 13 |
| 3.3 System Clock | 19 |
| 3.4 External Bus Interface | 24 |
| 3.5 Chip Selects | 28 |
| 3.6 General-Purpose Input/Output | 35 |
| 3.7 Resets | 37 |
| 3.8 Interrupts | 40 |
| 3.9 Factory Test Block | 42 |
| 4 Central Processor Unit | 43 |
| 4.1 Overview | 43 |
| 4.2 Programming Model | 43 |
| 4.3 Status Register | 44 |
| 4.4 Data Types | 45 |
| 4.5 Addressing Modes | 45 |
| 4.6 Instruction Set Summary | 46 |
| 4.7 Background Debugging Mode | 49 |
| 5 Time Processor Unit | 51 |
| 5.1 Overview | 51 |
| 5.2 Programmer's Model | 51 |
| 5.3 TPU Components | 52 |
| 5.4 TPU Operation | 54 |
| 5.5 Emulation Support | 55 |
| 5.6 Time Functions | 55 |
| 5.7 TPU Registers | 57 |
| 6 Analog-to-Digital Converter Module | 63 |
| 6.1 Analog Subsystem | 63 |
| 6.2 Digital Control Subsystem | 63 |
| 6.3 ADC Address Map | 64 |
| 6.4 ADC Registers | 66 |
| 7 Standby RAM with TPU Emulation | 72 |
| 7.1 Overview | 72 |
| 7.2 TPURAM Register Block | 72 |
| 7.3 TPURAM Registers | 72 |
| 7.4 TPURAM Operation | 73 |
| 8 Summary of Changes | 74 |

1.1 Features

- Central Processing Unit (CPU32)
 - 32-Bit Architecture
 - Virtual Memory Implementation
 - Table Lookup and Interpolate Instruction
 - Improved Exception Handling for Controller Applications
 - High-Level Language Support
 - Background Debugging Mode
 - Fully Static Operation
- System Integration Module (SIM)
 - External Bus Support
 - Programmable Chip-Select Outputs
 - System Protection Logic
 - Watchdog Timer, Clock Monitor, and Bus Monitor
 - Two 8-Bit Dual Function Input/Output Ports
 - One 7-Bit Dual Function Output Port
 - Phase-Locked Loop (PLL) Clock System
- 8/10-Bit Analog-to-Digital Converter (ADC)
 - Seven Analog/Digital Input Pins (Eighth Channel Connected to V_{SSA})
 - Eight Result Registers
 - Eight Conversion Modes
 - Three Result Alignment Modes
 - One 7-Bit Digital Input Port
- Time Processor Unit (TPU)
 - Dedicated Microengine Operating Independently of CPU32
 - 16 Independent, Programmable Channels and Pins
 - Any Channel can Perform any Microcoded Time Function
 - Two Timer Count Registers with Programmable Prescalers
 - Selectable Channel Priority Levels
- 1-Kbyte Standby RAM with TPU Emulation (TPURAM)
 - External Standby Voltage Supply Input
 - Can be Used as Standby RAM or TPU Microcode Emulation RAM

1.2 Block Diagram



334 BLOCK

Figure 1 MC68334 Block Diagram

1.3 Pin Assignments





Figure 2 MC68334 132-Pin QFP Pin Assignments

1.4 Address Map

The following figure is a map of the MCU internal addresses. The RAM array is positioned by the base address registers in the associated RAM control block. Unimplemented blocks are mapped externally.



Y = M111, where M is the signal state of the module mapping (MM) bit in the SIM configuration register (Y = \$7 or Y = \$F).

334 ADDRESS MAP

Figure 3 MC68334 Address Map

1.5 Intermodule Bus

The intermodule bus (IMB) is a standardized bus developed to facilitate both design and operation of modular microcontrollers. It contains circuitry to support exception processing, address space partitioning, multiple interrupt levels, and vectored interrupts. The standardized modules in the MCU communicate with one another and with external components through the IMB. The IMB in the MCU uses 24 address lines and 16 data lines.

2 Signal Descriptions

2.1 Pin Characteristics

The following table shows MCU pins and their characteristics. All inputs detect CMOS logic levels. All inputs can be put in a high-impedance state, but the method of doing this differs depending upon pin function. Refer to the table MCU Driver Types for a description of output drivers. An entry in the discrete I/O column of the MCU Pin Characteristics table indicates that a pin has an alternate I/O function. The port designation is given when it applies. Refer to the MCU Block Diagram for information about port organization.

Table 2 MCU Pin Characteristics

| Pin Mnemonic | Output Driver | Input Synchronized | Input Hysteresis | Discrete I/O | Port Designation |
|-------------------------|---------------|--------------------|------------------|--------------|------------------|
| ADDR23/CS10/ECLK | A | Y | N | — | — |
| ADDR[22:19]/CS[9:6] | A | Y | N | O | PC[6:3] |
| ADDR[18:0] | A | Y | N | — | — |
| AN[6:0] | — | Y ¹ | Y | I | PADA[6:0] |
| AS | B | Y | N | I/O | PE5 |
| AVEC | B | Y | N | I/O | PE2 |
| BERR ² | B | Y | N | — | — |
| BG/CS1 | B | — | — | — | — |
| BGACK/CS2 | B | Y | N | — | — |
| BKPT/DSCLK | — | Y | Y | — | — |
| BR/CS0 | B | Y | N | — | — |
| CLKOUT | A | — | — | — | — |
| CSBOOT | B | — | — | — | — |
| DATA[15:0] ¹ | Aw | Y | N | — | — |
| DS | B | Y | N | I/O | PE4 |
| DSACK1 | B | Y | N | I/O | PE1 |
| DSACK0 | B | Y | N | I/O | PE0 |
| DSI/IFETCH | A | Y | Y | — | — |
| DSO/IPIPE | A | — | — | — | — |
| EXTAL ³ | — | — | — | — | — |
| FC[2:0]/CS[5:3] | A | Y | — | O | PC[2:0] |
| FREEZE/QUOT | A | — | — | — | — |
| HALT ² | Bo | Y | N | — | — |
| IRQ[7:1] | B | Y | Y | I/O | PF[7:1] |
| MODCLK ¹ | B | Y | N | I/O | PF0 |
| R/W | A | Y | N | — | — |
| RESET | Bo | Y | Y | — | — |
| RMC | B | Y | N | I/O | PE3 |
| SIZ[1:0] | B | Y | N | I/O | PE[7:6] |
| TPUCH[15:0] | A | Y | Y | — | — |
| TSC | — | Y | Y | — | — |
| T2CLK | A | Y | Y | — | — |
| VRH ⁴ | — | — | — | — | — |
| VRL ⁴ | — | — | — | — | — |
| XFC ³ | — | — | — | — | — |
| XTAL ³ | — | — | — | — | — |
| R/W | A | Y | N | — | — |

Table 2 MCU Pin Characteristics

| Pin Mnemonic | Output Driver | Input Synchronized | Input Hysteresis | Discrete I/O | Port Designation |
|------------------------------|---------------|--------------------|------------------|--------------|------------------|
| RESET | Bo | Y | Y | — | — |
| RMC | B | Y | N | I/O | PE3 |
| SIZ[1:0] | B | Y | N | I/O | PE[7:6] |
| TPUCH[15:0] | A | Y | Y | — | — |
| TSC | — | Y | Y | — | — |
| T2CLK | A | Y | Y | — | — |
| V _{RH} ⁴ | — | — | — | — | — |
| V _{RL} ⁴ | — | — | — | — | — |
| XFC ³ | — | — | — | — | — |
| XTAL ³ | — | — | — | — | — |

NOTES

1. DATA[15:0] are synchronized during reset only. MODCLK and ADC pins are synchronized only when used as input port pins.
2. BERR, HALT only synchronized if late BERR or HALT.
3. EXTAL, XFC, and XTAL are clock reference connections.
4. V_{RH} and V_{RL} are ADC reference voltage points.

2.2 MCU Power Connections

Table 3 MCU Power Connections

| Pin | Description |
|------------------------------------|---|
| V _{STBY} | Standby RAM Power/Clock Synthesizer Power |
| V _{DDSYN} | Clock Synthesizer Power |
| V _{DDA} /V _{SSA} | A/D Converter Power |
| V _{RH} /V _{RL} | A/D Reference Voltage |
| V _{SSE} /V _{DDE} | External Periphery Power (Source and Drain) |
| V _{SSI} /V _{DDI} | Internal Module Power (Source and Drain) |

2.3 MCU Driver Types

Table 4 MCU Driver Types

| Type | I/O | Description |
|------|-----|--|
| A | O | Output-only signals that are always driven. No external pull-up required. |
| Aw | O | Type A output with weak P-channel pull-up during reset. |
| B | O | Three-state output that includes circuitry to pull up asserted output before high impedance is established, to ensure rapid rise time. An external holding resistor is required to maintain logic level while in the high-impedance state. Pins with this type of driver may only go into high-impedance state under certain conditions. The TSC signal can put all pins with this type of driver in high-impedance state. |
| Bo | O | Type B output that can be operated in an open-drain mode. |

2.4 Signal Characteristics

Table 5 MCU Signal Characteristics

| Signal Name | MCU Module | Signal Type | Active State |
|-------------------------|------------|--------------|--------------|
| ADDR[23:0] | SIM | Bus | 1/0 |
| AN[6:0] | ADC | Input | — |
| \overline{AS} | SIM | Output | 0 |
| \overline{AVEC} | SIM | Input | 0 |
| BERR | SIM | Input | 0 |
| BG | SIM | Output | 0 |
| BGACK | SIM | Input | 0 |
| BKPT | CPU32 | Input | 0 |
| \overline{BR} | SIM | Input | 0 |
| CLKOUT | SIM | Output | — |
| CS[10:0] | SIM | Output | 0 |
| \overline{CSBOOT} | SIM | Output | 0 |
| DATA[15:0] | SIM | Bus | 1/0 |
| \overline{DS} | SIM | Output | 0 |
| $\overline{DSACK}[1:0]$ | SIM | Input | 0 |
| DSCLK | CPU32 | Input | Serial Clock |
| DSI | CPU32 | Input | Serial Data |
| DSO | CPU32 | Output | Serial Data |
| ECLK | SIM | Output | — |
| EXTAL | SIM | Input | — |
| FC[2:0] | SIM | Output | 1/0 |
| FREEZE | SIM | Output | 1 |
| \overline{HALT} | SIM | Input/Output | 0 |
| \overline{IFETCH} | CPU32 | Output | 0 |
| \overline{IPIPE} | CPU32 | Output | 0 |
| $\overline{IRQ}[7:1]$ | SIM | Input | 0 |
| MODCLK | SIM | Input | — |
| PADA[6:0] | ADC | Input | (Port) |
| PC[6:0] | SIM | Output | (Port) |
| PE[7:0] | SIM | Input/Output | (Port) |
| PF[7:0] | SIM | Input/Output | (Port) |
| QUOT | SIM | Output | — |
| R/\overline{W} | SIM | Output | 1/0 |
| \overline{RESET} | SIM | Input/Output | 0 |
| \overline{RMC} | SIM | Input/Output | 0 |
| SIZ[1:0] | SIM | Output | 1 |
| TPUCH[15:0] | TPU | Input/Output | — |
| TSC | SIM | Input | 1 |
| T2CLK | TPU | Input | — |
| VRH | ADC | Input | — |
| VR _L | ADC | Input | — |
| XFC | SIM | Input | — |
| XTAL | SIM | Output | — |

2.5 Signal Function

Table 6 MCU Signal Function

| Mnemonic | Signal Name | Function |
|-------------------------|-----------------------------------|--|
| ADDR[23:0] | Address Bus | 24-bit address bus used by CPU32 |
| AN[6:0] | ADC Analog Input | Inputs to ADC multiplexer |
| \overline{AS} | Address Strobe | Indicates that a valid address is on the address bus |
| \overline{AVEC} | Autovector | Requests an automatic vector during interrupt acknowledge |
| BERR | Bus Error | Indicates that a bus error has occurred |
| BG | Bus Grant | Indicates that the MCU has relinquished the bus |
| BGACK | Bus Grant Acknowledge | Indicates that an external device has assumed bus mastership |
| BKPT | Breakpoint | Signals a hardware breakpoint to the CPU |
| \overline{BR} | Bus Request | Indicates that an external device requires bus mastership |
| CLKOUT | System Clockout | System clock output |
| CS[10:0] | Chip Selects | Select external devices at programmed addresses |
| \overline{CSBOOT} | Boot Chip Select | Chip select for external boot start-up ROM |
| DATA[15:0] | Data Bus | 16-bit data bus |
| \overline{DS} | Data Strobe | During a read cycle, indicates when it is possible for an external device to place data on the data bus. During a write cycle, indicates that valid data is on the data bus. |
| $\overline{DSACK}[1:0]$ | Data and Size Acknowledge | Provide asynchronous data transfers and dynamic bus sizing |
| DSI, DSO, DSCLK | Development Serial In, Out, Clock | Serial I/O and clock for background debugging mode |
| ECLK | E-Clock | External M6800 bus clock output |
| EXTAL, XTAL | Crystal Oscillator | Connections for clock synthesizer circuit reference; a crystal or an external oscillator can be used |
| FC[2:0] | Function Codes | Identify processor state and current address space |
| FREEZE | Freeze | Indicates that the CPU has entered background mode |
| \overline{HALT} | Halt | Suspend external bus activity |
| \overline{IFETCH} | Instruction Fetch | Identifies bus cycles in which operand is loaded into pipeline |
| \overline{IPIPE} | Instruction Pipeline | Indicates instruction pipeline activity |
| $\overline{IRQ}[7:1]$ | Interrupt Request Level | Provide prioritized interrupts to the CPU |
| MODCLK | Clock Mode Select | Selects the source and type of system clock |
| PADA[6:0] | Port ADA | ADC digital input port signals |
| PC[6:0] | Port C | SIM digital output port signals |
| PE[7:0] | Port E | SIM digital I/O port signals |
| PF[7:0] | Port F | SIM digital I/O port signals |
| QUOT | Quotient Out | Provides the quotient bit of the polynomial divider |
| \overline{RESET} | Reset | System reset |
| \overline{RMC} | Read-Modify-Write Cycle | Indicates an indivisible read-modify-write instruction |
| $\overline{R/W}$ | Read/Write | Indicates the direction of data transfer on the bus |
| $\overline{SIZ}[1:0]$ | Size | Indicates the number of bytes to be transferred during a bus cycle |
| TPUCH[15:0] | TPU I/O Channels | Bidirectional TPU channels |
| TSC | Three-State Control | Places all output drivers in a high-impedance state |
| T2CLK | TCR2 Clock | TPU clock input |
| V_{RH} , V_{RL} | ADC Reference Voltage | Provide precise reference for A/D conversion |
| XFC | External Filter Capacitor | Connection for external phase-locked loop filter capacitor |

3 System Integration Module

The MCU system integration module (SIM) consists of five functional blocks that control system start-up, initialization, configuration, and external bus.




Figure 4 SIM Block Diagram

3.1 Overview

The system configuration and protection block controls MCU configuration and operating mode. The block also provides bus and software watchdog monitors.

The system clock generates clock signals used by the SIM, other IMB modules, and external devices. In addition, a periodic interrupt generator supports execution of time-critical control routines.

The external bus interface handles the transfer of information between IMB modules and external address space.

The chip-select block provides eleven general-purpose chip-select signals and a boot ROM chip select signal. Both general-purpose and boot ROM chip-select signals have associated base address registers and option registers.

The system test block incorporates hardware necessary for testing the MCU. It is used to perform factory tests, and its use in normal applications is not supported.

The SIM control register address map occupies 128 bytes. Unused registers within the 128-byte address space return zeros when read. The "Access" column in the SIM address map below indicates which registers are accessible only at the supervisor privilege level and which can be assigned to either the supervisor or user privilege level, according to the value of the SUPV bit in the SIMCR.

Table 7 SIM Address Map

| Access | Address | 15 | 8 | 7 | 0 |
|--------|----------|--|---|-----------------------------------|---|
| S | \$YFFA00 | SIM MODULE CONFIGURATION REGISTER (SIMCR) | | | |
| S | \$YFFA02 | FACTORY TEST REGISTER (SIMTR) | | | |
| S | \$YFFA04 | CLOCK SYNTHESIZER CONTROL REGISTER (SYNCR) | | | |
| S | \$YFFA06 | NOT USED | | RESET STATUS REGISTER (RSR) | |
| S | \$YFFA08 | MODULE TEST E (SIMTRE) | | | |
| S | \$YFFA0A | NOT USED | | NOT USED | |
| S | \$YFFA0C | NOT USED | | NOT USED | |
| S | \$YFFA0E | NOT USED | | NOT USED | |
| S/U | \$YFFA10 | NOT USED | | PORT E DATA (PORTE0) | |
| S/U | \$YFFA12 | NOT USED | | PORT E DATA (PORTE1) | |
| S/U | \$YFFA14 | NOT USED | | PORT E DATA DIRECTION (DDRE) | |
| S | \$YFFA16 | NOT USED | | PORT E PIN ASSIGNMENT (PEPAR) | |
| S/U | \$YFFA18 | NOT USED | | PORT F DATA (PORTF0) | |
| S/U | \$YFFA1A | NOT USED | | PORT F DATA (PORTF1) | |
| S/U | \$YFFA1C | NOT USED | | PORT F DATA DIRECTION (DDRF) | |
| S | \$YFFA1E | NOT USED | | PORT F PIN ASSIGNMENT (PFPAR) | |
| S | \$YFFA20 | NOT USED | | SYSTEM PROTECTION CONTROL (SYPCR) | |
| S | \$YFFA22 | PERIODIC INTERRUPT CONTROL REGISTER (PICR) | | | |
| S | \$YFFA24 | PERIODIC INTERRUPT TIMING REGISTER (PITR) | | | |
| S | \$YFFA26 | NOT USED | | SOFTWARE SERVICE (SWSR) | |
| S | \$YFFA28 | NOT USED | | NOT USED | |
| S | \$YFFA2A | NOT USED | | NOT USED | |
| S | \$YFFA2C | NOT USED | | NOT USED | |
| S | \$YFFA2E | NOT USED | | NOT USED | |
| S | \$YFFA30 | TEST MODULE MASTER SHIFT A (TSTMSRA) | | | |
| S | \$YFFA32 | TEST MODULE MASTER SHIFT B (TSTMSRB) | | | |
| S | \$YFFA34 | TEST MODULE SHIFT COUNT (TSTSC) | | | |
| S | \$YFFA36 | TEST MODULE REPETITION COUNTER (TSTRC) | | | |
| S | \$YFFA38 | TEST MODULE CONTROL (CREG) | | | |
| S/U | \$YFFA3A | TEST MODULE DISTRIBUTED REGISTER (DREG) | | | |
| | \$YFFA3C | NOT USED | | NOT USED | |
| | \$YFFA3E | NOT USED | | NOT USED | |
| S/U | \$YFFA40 | NOT USED | | PORT C DATA (PORTC) | |
| | \$YFFA42 | NOT USED | | NOT USED | |
| S | \$YFFA44 | CHIP-SELECT PIN ASSIGNMENT (CSPAR0) | | | |
| S | \$YFFA46 | CHIP-SELECT PIN ASSIGNMENT (CSPAR1) | | | |
| S | \$YFFA48 | CHIP-SELECT BASE BOOT (CSBARBT) | | | |
| S | \$YFFA4A | CHIP-SELECT OPTION BOOT (CSORBT) | | | |
| S | \$YFFA4C | CHIP-SELECT BASE 0 (CSBAR0) | | | |
| S | \$YFFA4E | CHIP-SELECT OPTION 0 (CSOR0) | | | |
| S | \$YFFA50 | CHIP-SELECT BASE 1 (CSBAR1) | | | |
| S | \$YFFA52 | CHIP-SELECT OPTION 1 (CSOR1) | | | |
| S | \$YFFA54 | CHIP-SELECT BASE 2 (CSBAR2) | | | |
| S | \$YFFA56 | CHIP-SELECT OPTION 2 (CSOR2) | | | |
| S | \$YFFA58 | CHIP-SELECT BASE 3 (CSBAR3) | | | |
| S | \$YFFA5A | CHIP-SELECT OPTION 3 (CSOR3) | | | |
| S | \$YFFA5C | CHIP-SELECT BASE 4 (CSBAR4) | | | |

Table 7 SIM Address Map

| Access | Address | 15 | 8 | 7 | 0 |
|--------|----------|--------------------------------|---|---|---|
| S | \$YFFA5E | CHIP-SELECT OPTION 4 (CSOR4) | | | |
| S | \$YFFA60 | CHIP-SELECT BASE 5 (CSBAR5) | | | |
| S | \$YFFA62 | CHIP-SELECT OPTION 5 (CSOR5) | | | |
| S | \$YFFA64 | CHIP-SELECT BASE 6 (CSBAR6) | | | |
| S | \$YFFA66 | CHIP-SELECT OPTION 6 (CSOR6) | | | |
| S | \$YFFA68 | CHIP-SELECT BASE 7 (CSBAR7) | | | |
| S | \$YFFA6A | CHIP-SELECT OPTION 7 (CSOR7) | | | |
| S | \$YFFA6C | CHIP-SELECT BASE 8 (CSBAR8) | | | |
| S | \$YFFA6E | CHIP-SELECT OPTION 8 (CSOR8) | | | |
| S | \$YFFA70 | CHIP-SELECT BASE 9 (CSBAR9) | | | |
| S | \$YFFA72 | CHIP-SELECT OPTION 9 (CSOR9) | | | |
| S | \$YFFA74 | CHIP-SELECT BASE 10 (CSBAR10) | | | |
| S | \$YFFA76 | CHIP-SELECT OPTION 10 (CSOR10) | | | |

Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.

3.2 System Configuration and Protection Block

This functional block provides configuration control for the entire MCU. It also performs interrupt arbitration, bus monitoring, and system test functions. MCU system protection includes a bus monitor, a HALT monitor, a spurious interrupt monitor, and a software watchdog timer. These functions have been made integral to the microcontroller to reduce the number of external components in a complete control system.




Figure 5 System Configuration and Protection Block

3.2.1 System Configuration

The SIM controls MCU configuration during normal operation and during internal testing.

SIMCR — SIM Configuration Register

\$YFFA00

| | | | | | | | | | | | | | | | |
|--------|-------|-------|----|--------|----|------|---|------|----|---|---|------|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EXOFF | FRZSW | FRZBM | 0 | SLVEN | 0 | SHEN | | SUPV | MM | 0 | 0 | IARB | | | |
| RESET: | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | 0 | DATA11 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |

The SIM configuration register controls system configuration. It can be read or written at any time, except for the module mapping (MM) bit, which can be written only once.

EXOFF — External Clock Off

- 0 = The CLKOUT pin is driven from an internal clock source.
- 1 = The CLKOUT pin is placed in a high-impedance state.

FRZSW — Freeze Software Enable

- 0 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters continue to run.
- 1 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters are disabled, preventing interrupts during software debug.

FRZBM — Freeze Bus Monitor Enable

- 0 = When FREEZE is asserted, the bus monitor continues to operate.
- 1 = When FREEZE is asserted, the bus monitor is disabled.

SLVEN — Factory Test Mode Enabled

This bit is a read-only status bit that reflects the state of DATA11 during reset.

- 0 = IMB is not available to an external master.
- 1 = An external bus master has direct access to the IMB.

SHEN[1:0] — Show Cycle Enable

This field determines what the EBI does with the external bus during internal transfer operations. A show cycle allows internal transfers to be externally monitored. The table below shows whether show cycle data is driven externally, and whether external bus arbitration can occur. To prevent bus conflict, external peripherals must not be enabled during show cycles.

| SHEN | Action |
|------|---|
| 00 | Show cycles disabled, external arbitration enabled |
| 01 | Show cycles enabled, external arbitration disabled |
| 10 | Show cycles enabled, external arbitration enabled |
| 11 | Show cycles enabled, external arbitration enabled, internal activity is halted by a bus grant |

SUPV — Supervisor/Unrestricted Data Space

The SUPV bit places the SIM global registers in either supervisor or user data space.

- 0 = Registers with access controlled by the SUPV bit are accessible from either the user or supervisor privilege level.
- 1 = Registers with access controlled by the SUPV bit are restricted to supervisor access only.

MM — Module Mapping

- 0 = Internal modules are addressed from \$7FF000 – \$7FFFFFF.
- 1 = Internal modules are addressed from \$FFF000 – \$FFFFFF.

IARB[3:0] — Interrupt Arbitration Field

Each module that can generate interrupt requests has an interrupt arbitration (IARB) field. Arbitration between interrupt requests of the same priority is performed by serial contention between IARB field bit values. Contention must take place whenever an interrupt request is acknowledged, even when there is only a single pending request. An IARB field must have a nonzero value for contention to take place. If an interrupt request from a module with an IARB field value of %0000 is recognized, the CPU processes a spurious interrupt exception. Because the SIM routes external interrupt requests to the CPU, the SIM IARB field value is used for arbitration between internal and external interrupts of the same priority. The reset value of IARB for the SIM is %1111, and the reset IARB value for all other modules is %0000, which prevents SIM interrupts from being discarded during initialization.

3.2.2 System Protection Control Register

The system protection control register controls system monitor functions, software watchdog clock prescaling, and bus monitor timing. This register can be written only once following power-on or reset, but can be read at any time.

SYPCCR — System Protection Control Register

\$YFFA21

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|---|---|-----|--------|-----|---|-----|-----|-----|---|
| NOT USED | | | | | | | | SWE | SWP | SWT | | HME | BME | BMT | |
| RESET: | | | | | | | | 1 | MODCLK | 0 | 0 | 0 | 0 | 0 | 0 |

SWE — Software Watchdog Enable

0 = Software watchdog disabled

1 = Software watchdog enabled

SWP — Software Watchdog Prescale

This bit controls the value of the software watchdog prescaler.

0 = Software watchdog clock not prescaled

1 = Software watchdog clock prescaled by 512

SWT[1:0] — Software Watchdog Timing

This field selects the divide ratio used to establish software watchdog time-out period. The following table gives the ratio for each combination of SWP and SWT bits.

| SWP | SWT | Ratio |
|-----|-----|----------|
| 0 | 00 | 2^9 |
| 0 | 01 | 2^{11} |
| 0 | 10 | 2^{13} |
| 0 | 11 | 2^{15} |
| 1 | 00 | 2^{18} |
| 1 | 01 | 2^{20} |
| 1 | 10 | 2^{22} |
| 1 | 11 | 2^{24} |

HME — Halt Monitor Enable

0 = Disable halt monitor function

1 = Enable halt monitor function

BME — Bus Monitor External Enable

0 = Disable bus monitor function for an internal to external bus cycle.

1 = Enable bus monitor function for an internal to external bus cycle.

BMT[1:0] — Bus Monitor Timing

This field selects a bus monitor time-out period as shown in the following table.

| BMT | Bus Monitor Time-out Period |
|-----|-----------------------------|
| 00 | 64 System Clocks |
| 01 | 32 System Clocks |
| 10 | 16 System Clocks |
| 11 | 8 System Clocks |

3.2.3 Bus Monitor

The internal bus monitor checks for excessively long \overline{DSACK} response times during normal bus cycles and for excessively long \overline{DSACK} or \overline{AVEC} response times during interrupt acknowledge cycles. The monitor asserts \overline{BERR} if response time is excessive.

\overline{DSACK} and \overline{AVEC} response times are measured in clock cycles. The maximum allowable response time can be selected by setting the BMT field.

The monitor does not check \overline{DSACK} response on the external bus unless the CPU initiates the bus cycle. The BME bit in the SYPCR enables the internal bus monitor for internal to external bus cycles. If a system contains external bus masters, an external bus monitor must be implemented and the internal to external bus monitor option must be disabled.

3.2.4 Halt Monitor

The halt monitor responds to an assertion of \overline{HALT} on the internal bus. A flag in the reset status register (RSR) indicates that the last reset was caused by the halt monitor. The halt monitor reset can be inhibited by the HME bit in the SYPCR.

3.2.5 Spurious Interrupt Monitor

The spurious interrupt monitor issues \overline{BERR} if no interrupt arbitration occurs during an interrupt-acknowledge cycle.

3.2.6 Software Watchdog

The software watchdog is controlled by SWE in the SYPCR. Once enabled, the watchdog requires that a service sequence be written to SWSR on a periodic basis. If servicing does not take place, the watchdog times out and issues a reset. This register can be written at any time, but returns zeros when read.

SWSR — Software Service Register **\$YFFA27**

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| NOT USED | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET: | | | | | | | | | | | | | | | |
| | | | | | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Register shown with read value

Perform a software watchdog service sequence as follows:

- Write \$55 to SWSR.
- Write \$AA to SWSR.

Both writes must occur before time-out in the order listed, but any number of instructions can be executed between the two writes.

The watchdog clock rate is affected by SWP and SWT in SYPCR. When SWT[1:0] are modified, a watchdog service sequence must be performed before the new time-out period takes effect.

The reset value of SWP is affected by the state of the MODCLK pin on the rising edge of reset, as shown in the following table.

| MODCLK | SWP |
|--------|-----|
| 0 | 1 |
| 1 | 0 |

3.2.7 Periodic Interrupt Timer

The periodic interrupt timer (PIT) generates interrupts of specified priorities at specified intervals. Timing for the PIT is provided by a programmable prescaler driven by the system clock.

PICR — Periodic Interrupt Control Register

\$YFFA22

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|-------|---|---|-----|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | PIRQL | | | PIV | | | | | | | |

RESET:

0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1

This register contains information concerning periodic interrupt priority and vectoring. Bits [10:0] can be read or written at any time. Bits [15:11] are unimplemented and always return zero.

PIRQL[2:0] — Periodic Interrupt Request Level

The following table shows what interrupt request level is asserted when a periodic interrupt is generated. If a PIT interrupt and an external \overline{IRQ} signal of the same priority occur simultaneously, the PIT interrupt is serviced first. The periodic timer continues to run when the interrupt is disabled.

| PIRQL | Interrupt Request Level |
|-------|-----------------------------|
| 000 | Periodic Interrupt Disabled |
| 001 | Interrupt Request Level 1 |
| 010 | Interrupt Request Level 2 |
| 011 | Interrupt Request Level 3 |
| 100 | Interrupt Request Level 4 |
| 101 | Interrupt Request Level 5 |
| 110 | Interrupt Request Level 6 |
| 111 | Interrupt Request Level 7 |

PIV[7:0] — Periodic Interrupt Vector

The bits of this field contain the vector generated in response to an interrupt from the periodic timer. When the SIM responds, the periodic interrupt vector is placed on the bus.

PITR — Periodic Interrupt Timer Register

\$YFFA24

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|---|-----|------|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | PTP | PITM | | | | | | | |

RESET:

0 0 0 0 0 0 0 \overline{MODCLK} 0 0 0 0 0 0 0 0

The PITR contains the count value for the periodic timer. A zero value turns off the periodic timer. This register can be read or written at any time.

PTP — Periodic Timer Prescaler Control

0 = Periodic timer clock not prescaled

1 = Periodic timer clock prescaled by a value of 512

The reset state of PTP is the complement of the state of the MODCLK signal during reset.

PITM[7:0] — Periodic Interrupt Timing Modulus Field

This is an 8-bit timing modulus. The period of the timer can be calculated as follows:

$$\text{PIT Period} = \frac{(\text{PITM})(\text{Prescale})(4)}{\text{EXTAL Frequency}}$$

where

PIT Period = Periodic interrupt timer period

PITM = Periodic interrupt timer register modulus (PITR[7:0])


EXTAL Frequency = Crystal frequency

Prescale = 512 or 1 depending on the state of the PTP bit in the PITR

3.3 System Clock

The system clock in the SIM provides timing signals for the IMB modules and for an external peripheral bus. Because the MCU is a fully static design, register and memory contents are not affected when the clock rate changes. System hardware and software support changes in clock rate during operation.

The system clock signal can be generated in one of three ways. An internal phase-locked loop can synthesize the clock from either an internal reference or an external reference, or the clock signal can be input from an external frequency source. Keep these clock sources in mind while reading the rest of this section. The figure below is a block diagram of the system clock.




32 PLL BLOCK

Figure 6 System Clock Block Diagram

3.3.1 Clock Sources

The state of the clock mode (MODCLK) pin during reset determines clock source. When MODCLK is held high during reset, the clock synthesizer generates a clock signal from either an internal or an external reference frequency — the clock synthesizer control register (SYNCR) determines operating frequency and mode of operation. When MODCLK is held low during reset, the clock synthesizer is disabled and an external system clock signal must be applied — SYNCR control bits have no effect.

To generate a reference frequency using the internal oscillator a reference crystal must be connected between the EXTAL and XTAL pins. The figure below shows a recommended circuit.



* RESISTANCE AND CAPACITANCE BASED ON A TEST CIRCUIT CONSTRUCTED WITH A DAISHINKU DMX-38 32.768-kHz CRYSTAL. SPECIFIC COMPONENTS MUST BE BASED ON CRYSTAL TYPE. CONTACT CRYSTAL VENDOR FOR EXACT CIRCUIT.

32 OSCILLATOR

Figure 7 System Clock Oscillator Circuit

If an external reference signal or an external system clock signal is applied via the EXTAL pin, the XTAL pin must be left floating. External reference signal frequency must be less than or equal to maximum specified reference frequency. External system clock signal frequency must be less than or equal to maximum specified system clock frequency.

When an external system clock signal is applied (PLL disabled, MODCLK = 0 during reset), the duty cycle of the input is critical, especially at operating frequencies close to maximum. The relationship between clock signal duty cycle and clock signal period is expressed:

$$\text{Minimum External Clock Period} = \frac{\text{Minimum External Clock High \& Low Time}}{50\% - \text{Percentage Variation of External Clock Input Duty Cycle}}$$


3.3.2 Clock Synthesizer Operation

V_{DDSYN} is used to power the clock circuits when either an internal or an external reference frequency is applied. A separate power source increases MCU noise immunity and can be used to run the clock when the MCU is powered down. A quiet power supply must be used as the V_{DDSYN} source. Adequate external bypass capacitors should be placed as close as possible to the V_{DDSYN} pin to assure stable operating frequency. When an external system clock signal is applied and the PLL is disabled, V_{DDSYN} should be connected to the V_{DD} supply. Refer to the *SIM Reference Manual* (SIMRM/AD) for more information regarding system clock power supply conditioning.

A voltage controlled oscillator (VCO) generates the system clock signal. To maintain a 50% clock duty cycle, VCO frequency is either two or four times system clock frequency, depending on the state of the X bit in SYNCR. A portion of the clock signal is fed back to a divider/counter. The divider controls the frequency of one input to a phase comparator. The other phase comparator input is a reference signal, either from the crystal oscillator or from an external source. The comparator generates a control signal proportional to the difference in phase between the two inputs. The signal is low-pass filtered and used to correct VCO output frequency.

Filter geometry can vary, depending upon the external environment and required clock stability. The figure below shows two recommended filters. XFC pin leakage must be kept within specified limits to maintain optimum stability and PLL performance.

An external filter network connected to the XFC pin is not required when an external system clock signal is applied and the PLL is disabled. The XFC pin must be left floating in this case.



1. MAINTAIN LOW LEAKAGE ON THE XFC NODE.
2. RECOMMENDED LOOP FILTER FOR REDUCED SENSITIVITY TO LOW-FREQUENCY NOISE.

16/32 XFC CONN

Figure 8 System Clock Filter Networks

The synthesizer locks when VCO frequency is equal to EXTAL frequency. Lock time is affected by the filter time constant and by the amount of difference between the two comparator inputs. Whenever comparator input changes, the synthesizer must relock. Lock status is shown by the SLOCK bit in SYNCR. During power-up, the MCU does not come out of reset state until the synthesizer locks. Crystal type, characteristic frequency, and layout of external oscillator circuitry affect lock time.

When the clock synthesizer is used, control register SYNCR determines operating frequency and various modes of operation. The SYNCR W bit controls a three-bit prescaler in the feedback divider. Setting W increases VCO speed by a factor of four. The SYNCR Y field determines the count modulus for a modulo 64 down counter, causing it to divide by a value of Y + 1. When W or Y values change, VCO frequency changes, and there is a VCO relock delay. The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When X = 0 (reset state), the divider is enabled, and system clock frequency is one-fourth VCO frequency; setting X disables the divider, doubling clock speed without changing VCO speed. There is no relock delay when clock speed is changed by the X bit.

Clock frequency is determined by SYNCR bit settings as follows:

$$F_{\text{SYSTEM}} = F_{\text{REFERENCE}} [4(Y + 1)(2^{2W + X})]$$

The reset state of SYNCR (\$3F00) produces a modulus-64 count.

For the device to perform correctly, system clock and VCO frequencies selected by the W, X, and Y bits must be within the limits specified for the MCU. Do not use a combination of bit values that selects either an operating frequency or a VCO frequency greater than the maximum specified values.

3.3.3 External Bus Clock

The state of the external clock division bit (EDIV) in SYNCR determines clock rate for the external bus clock signal (ECLK) available on pin ADDR23. ECLK is a bus clock for MC6800 devices and peripherals. ECLK frequency can be set to system clock frequency divided by eight or system clock frequency divided by sixteen. The clock is enabled by the CS10 field in chip select pin assignment register 1 (CSPAR1). ECLK operation during low-power stop is described in the following paragraph. Refer to **3.5 Chip Selects** for more information about the external bus clock.

3.3.4 Low-Power Operation

Low-power operation is initiated by the CPU32. To reduce power consumption selectively, the CPU can set the STOP bits in each module configuration register. To minimize overall microcontroller power consumption, the CPU can execute the LPSTOP instruction, which causes the SIM to turn off the system clock.

When individual module STOP bits are set, clock signals inside each module are turned off, but module registers are still accessible.

When the CPU executes LPSTOP, a special CPU space bus cycle writes a copy of the current interrupt mask into the clock control logic. The SIM brings the MCU out of low-power operation when either an interrupt of higher priority than the stored mask or a reset occurs.

During a low-power stop, unless the system clock signal is supplied by an external source and that source is removed, the SIM clock control logic and the SIM clock signal (SIMCLK) continue to operate. The periodic interrupt timer and input logic for the RESET and IRQ pins are clocked by SIMCLK. The SIM can also continue to generate the CLKOUT signal while in low-power mode.

The stop mode system integration module clock (STSIM) and stop mode external clock (STEXT) bits in SYNCR determine clock operation during low-power stop. The table below summarizes the effects of STSIM and STEXT. MODCLK value is the logic level on the MODCLK pin during the last reset before LPSTOP execution. Any clock in the off state is held low. If the synthesizer VCO is turned off during LPSTOP, there is a PLL rellock delay after the VCO is turned back on.

Table 8 Clock Control

| Mode | Pins | | SYNCR Bits | | Clock Status | | |
|--------|--------|----------------------|------------|-------|----------------------|-------------------|----------------|
| LPSTOP | MODCLK | EXTAL | STSIM | STEXT | SIMCLK | CLKOUT | ECLK |
| No | 0 | External Clock | X | X | External Clock | External Clock | External Clock |
| Yes | 0 | External Clock | 0 | 0 | External Clock | Off | Off |
| Yes | 0 | External Clock | 0 | 1 | External Clock | External Clock | External Clock |
| Yes | 0 | External Clock | 1 | 0 | External Clock | Off | Off |
| Yes | 0 | External Clock | 1 | 1 | External Clock | External Clock | External Clock |
| No | 1 | Crystal or Reference | X | X | VCO | VCO | VCO |
| Yes | 1 | Crystal or Reference | 0 | 0 | Crystal or Reference | Off | Off |
| Yes | 1 | Crystal or Reference | 0 | 1 | Crystal or Reference | Crystal/Reference | Off |
| Yes | 1 | Crystal or Reference | 1 | 0 | VCO | Off | Off |
| Yes | 1 | Crystal or Reference | 1 | 1 | VCO | VCO | VCO |

3.3.5 Loss of Reference Signal

The state of the reset enable (RSTEN) bit in SYNCR determines what happens when clock logic detects a reference failure.

When RSTEN is cleared (default state out of reset), the clock synthesizer is forced into an operating condition referred to as limp mode. Limp mode frequency varies from device to device, but maxi-

imum limp frequency does not exceed one half maximum system clock when $X = 0$, or maximum system clock frequency when $X = 1$.

When RSTEN is set, the SIM resets the MCU.

The limp status bit (SLIMP) in SYNCR indicates whether the synthesizer has a reference signal. It is set when a reference failure is detected.

3.3.6 Clock Control

The clock control circuits determine system clock frequency and clock operation under special circumstances, such as following loss of synthesizer reference or during low-power operation. Clock source is determined by the logic state of the MODCLK pin during reset.

SYNCR — Clock Synthesizer Control Register

\$YFFA04

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----|----|----|----|----|---|---|------|---|---|-------|-------|-------|-------|-------|
| W | X | Y | | | | | | EDIV | 0 | 0 | SLIMP | SLOCK | RSTEN | STSIM | STEXT |
| RESET: | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | U | U | 0 | 0 | 0 |

When the on-chip clock synthesizer is used, system clock frequency is controlled by the bits in the upper byte of SYNCR. Bits in the lower byte show status of or control operation of internal and external clocks. The SYNCR can be read or written only when the CPU is operating at the supervisor privilege level.

W — Frequency Control (VCO)

This bit controls a prescaler tap in the synthesizer feedback loop. Setting the bit increases the VCO speed by a factor of four. VCO relock delay is required.

X — Frequency Control Bit (Prescale)

This bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting the bit doubles clock speed without changing the VCO speed. There is no VCO relock delay.

Y[5:0] — Frequency Control (Counter)

The Y field controls the modulus down counter in the synthesizer feedback loop, causing it to divide by a value of $Y + 1$. Values range from 0 to 63. VCO relock delay is required.

EDIV — E Clock Divide Rate

0 = ECLK frequency is system clock divided by 8.

1 = ECLK frequency is system clock divided by 16.

ECLK is an external M6800 bus clock available on pin ADDR23. Refer to **3.5 Chip Selects** for more information.

SLIMP — Limp Mode Flag

0 = External crystal is VCO reference.

1 = Loss of crystal reference.

When the on-chip synthesizer is used, loss of reference frequency causes SLIMP to be set. The VCO continues to run using the base control voltage. Maximum limp frequency is maximum specified system clock frequency. X-bit state affects limp frequency.

SLOCK — Synthesizer Lock Flag

0 = VCO is enabled, but has not locked.

1 = VCO has locked on the desired frequency (or system clock is external).

The MCU maintains reset state until the synthesizer locks, but SLOCK does not indicate synthesizer lock status until after the user writes to SYNCR.

RSTEN — Reset Enable

- 0 = Loss of crystal causes the MCU to operate in limp mode.
- 1 = Loss of crystal causes system reset.

STSIM — Stop Mode SIM Clock

- 0 = When LPSTOP is executed, the SIM clock is driven from the crystal oscillator and the VCO is turned off to conserve power.
- 1 = When LPSTOP is executed, the SIM clock is driven from the VCO.

STEXT — Stop Mode External Clock

- 0 = When LPSTOP is executed, the CLKOUT signal is held negated to conserve power.
- 1 = When LPSTOP is executed, the CLKOUT signal is driven from the SIM clock, as determined by the state of the STSIM bit.

3.4 External Bus Interface

The external bus interface (EBI) transfers information between the internal MCU bus and external devices. The external bus has 24 address lines and 16 data lines.

The EBI provides dynamic sizing between 8-bit and 16-bit data accesses. It supports byte, word, and long-word transfers. Ports are accessed through the use of asynchronous cycles controlled by the data transfer (SIZ1 and SIZ0) and data size acknowledge pins ($\overline{DSACK1}$ and $\overline{DSACK0}$). Multiple bus cycles may be required for a transfer to or from an 8-bit port.

Port width is the maximum number of bits accepted or provided during a bus transfer. External devices must follow the handshake protocol described below. Control signals indicate the beginning of the cycle, the address space, the size of the transfer, and the type of cycle. The selected device controls the length of the cycle. Strobe signals, one for the address bus and another for the data bus, indicate the validity of an address and provide timing information for data. The EBI operates in an asynchronous mode for any port width.

To add flexibility and minimize the necessity for external logic, MCU chip-select logic can be synchronized with EBI transfers. Chip-select logic can also provide internally-generated bus control signals for these accesses. Refer to **3.5 Chip Selects** for more information.

3.4.1 Bus Control Signals

The CPU initiates a bus cycle by driving the address, size, function code, and read/write outputs. At the beginning of the cycle, size signals SIZ0 and SIZ1 are driven along with the function code signals. The size signals indicate the number of bytes remaining to be transferred during an operand cycle. They are valid while the address strobe (\overline{AS}) is asserted. The following table shows SIZ0 and SIZ1 encoding. The read/write (R/ \overline{W}) signal determines the direction of the transfer during a bus cycle. This signal changes state, when required, at the beginning of a bus cycle, and is valid while \overline{AS} is asserted. R/ \overline{W} only changes state when a write cycle is preceded by a read cycle or vice versa. The signal can remain low for two consecutive write cycles.

Table 9 Size Signal Encoding

| SIZ1 | SIZ0 | Transfer Size |
|------|------|---------------|
| 0 | 1 | Byte |
| 1 | 0 | Word |
| 1 | 1 | 3 Byte |
| 0 | 0 | Long Word |

3.4.2 Function Codes

The CPU32 automatically generates function code signals FC[2:0]. The function codes can be considered address extensions that automatically select one of eight address spaces to which an address applies. These spaces are designated as either user or supervisor, and program or data spaces. Address space seven is designated CPU space. CPU space is used for control information not normally associated with read or write bus cycles. Function codes are valid while \overline{AS} is asserted.

Table 10 CPU32 Address Space Encoding

| FC2 | FC1 | FC0 | Address Space |
|-----|-----|-----|--------------------------|
| 0 | 0 | 0 | Reserved |
| 0 | 0 | 1 | User Data Space |
| 0 | 1 | 0 | User Program Space |
| 0 | 1 | 1 | Reserved |
| 1 | 0 | 0 | Reserved |
| 1 | 0 | 1 | Supervisor Data Space |
| 1 | 1 | 0 | Supervisor Program Space |
| 1 | 1 | 1 | CPU Space |

3.4.3 Address Bus

Address bus signals ADDR[23:0] define the address of the most significant byte to be transferred during a bus cycle. The MCU places the address on the bus at the beginning of a bus cycle. The address is valid while \overline{AS} is asserted.

3.4.4 Address Strobe

\overline{AS} is a timing signal that indicates the validity of an address on the address bus and the validity of many control signals. It is asserted one-half clock after the beginning of a bus cycle.

3.4.5 Data Bus

Data bus signals DATA[15:0] make up a bidirectional, nonmultiplexed parallel bus that transfers data to or from the MCU. A read or write operation can transfer 8 or 16 bits of data in one bus cycle. During a read cycle, the data is latched by the MCU on the last falling edge of the clock for that bus cycle. For a write cycle, all 16 bits of the data bus are driven, regardless of the port width or operand size. The MCU places the data on the data bus one-half clock cycle after \overline{AS} is asserted in a write cycle.

3.4.6 Data Strobe

Data strobe (\overline{DS}) is a timing signal. For a read cycle, the MCU asserts \overline{DS} to signal an external device to place data on the bus. \overline{DS} is asserted at the same time as \overline{AS} during a read cycle. For a write cycle, \overline{DS} signals an external device that data on the bus is valid. The MCU asserts \overline{DS} one full clock cycle after the assertion of \overline{AS} during a write cycle.

3.4.7 Bus Cycle Termination Signals

During bus cycles, external devices assert the data transfer and size acknowledge signals ($\overline{DSACK1}$ and $\overline{DSACK0}$). During a read cycle, the signals tell the MCU to terminate the bus cycle and to latch data. During a write cycle, the signals indicate that an external device has successfully stored data and that the cycle can end. These signals also indicate to the MCU the size of the port for the bus cycle just completed. (Refer to **3.4.9 Dynamic Bus Sizing**).

The bus error (\overline{BERR}) signal is also a bus cycle termination indicator and can be used in the absence of $\overline{DSACK1}$ and $\overline{DSACK0}$ to indicate a bus error condition. It can also be asserted in conjunction with these signals, provided it meets the appropriate timing requirements. The internal bus monitor can be used to generate the \overline{BERR} signal for internal and internal-to-external transfers. When \overline{BERR} and \overline{HALT} are asserted simultaneously, the CPU takes a bus error exception.