



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MC68HC05SR3 MC68HC705SR3

Technical Data

**M68HC05  
Microcontrollers**

MC68HC05SR3D/H  
Rev. 2.1  
08/2005

[freescale.com](http://freescale.com)



<b>GENERAL DESCRIPTION</b>	<b>1</b>
<b>PIN DESCRIPTIONS</b>	<b>2</b>
<b>INPUT/OUTPUT PORTS</b>	<b>3</b>
<b>MEMORY AND REGISTERS</b>	<b>4</b>
<b>RESETS AND INTERRUPTS</b>	<b>5</b>
<b>TIMER</b>	<b>6</b>
<b>ANALOG TO DIGITAL CONVERTER</b>	<b>7</b>
<b>CPU CORE AND INSTRUCTION SET</b>	<b>8</b>
<b>LOW POWER MODES</b>	<b>9</b>
<b>OPERATING MODES</b>	<b>10</b>
<b>ELECTRICAL SPECIFICATIONS</b>	<b>11</b>
<b>MECHANICAL SPECIFICATIONS</b>	<b>12</b>
<b>MC68HC705SR3</b>	<b>A</b>

<b>1</b>	<b>GENERAL DESCRIPTION</b>
<b>2</b>	<b>PIN DESCRIPTIONS</b>
<b>3</b>	<b>INPUT/OUTPUT PORTS</b>
<b>4</b>	<b>MEMORY AND REGISTERS</b>
<b>5</b>	<b>RESETS AND INTERRUPTS</b>
<b>6</b>	<b>TIMER</b>
<b>7</b>	<b>ANALOG TO DIGITAL CONVERTER</b>
<b>8</b>	<b>CPU CORE AND INSTRUCTION SET</b>
<b>9</b>	<b>LOW POWER MODES</b>
<b>10</b>	<b>OPERATING MODES</b>
<b>11</b>	<b>ELECTRICAL SPECIFICATIONS</b>
<b>12</b>	<b>MECHANICAL SPECIFICATIONS</b>
<b>A</b>	<b>MC68HC705SR3</b>

# MC68HC05SR3 MC68HC705SR3

## High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units

All Trade Marks recognized. This document contains information on new products. Specifications and information herein are subject to change without notice.

All products are sold on Freescale's Terms & Conditions of Supply. In ordering a product covered by this document the Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part of a contract (with the exception of the contents of this Notice). A copy of Freescale's Terms & Conditions of Supply is available on request.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part. Freescale, Inc. is an Equal Opportunity/Affirmative Action Employer.

The Customer should ensure that it has the most up to date version of the document by contacting its local Freescale office. This document supersedes any earlier documentation relating to the products referred to herein. The information contained in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.

## Conventions

Register and bit mnemonics are defined in the paragraphs describing them.

An overbar is used to designate an active-low signal, eg:  $\overline{\text{RESET}}$ .

Unless otherwise stated, blank cells in a register diagram indicate that the bit is either unused or reserved; shaded cells indicate that the bit is not described in the following paragraphs; 'u' is used to indicate an undefined state (on reset).

## CUSTOMER FEEDBACK QUESTIONNAIRE (MC68HC05SR3D/H)

Motorola wishes to continue to improve the quality of its documentation. We would welcome your feedback on the publication you have just received. Having used the document, please complete this card (or a photocopy of it, if you prefer).

1. How would you rate the quality of the document? Check one box in each category.

	Excellent		Poor			Excellent		Poor	
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Tables	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Readability	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Table of contents	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Understandability	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Index	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Page size/binding	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Illustrations	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	Overall impression	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Comments: \_\_\_\_\_

2. What is your intended use for this document? If more than one option applies, please rank them (1, 2, 3).

Selection of device for new application	<input type="checkbox"/>	Other <input type="checkbox"/> Please specify: _____
System design	<input type="checkbox"/>	_____
Training purposes	<input type="checkbox"/>	_____

3. How well does this manual enable you to perform the task(s) outlined in question 2?

Completely		Not at all		Comments: _____
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	_____

4. How easy is it to find the information you are looking for?

Easy		Difficult		Comments: _____
<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	_____

5. Is the level of technical detail in the following sections sufficient to allow you to understand how the device functions?

		Too little detail		Too much detail	
SECTION 1 GENERAL DESCRIPTION	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 2 PIN DESCRIPTIONS	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 3 INPUT/OUTPUT PORTS	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 4 MEMORY AND REGISTERS	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 5 RESETS AND INTERRUPTS	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 6 TIMER	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 7 ANALOG TO DIGITAL CONVERTER	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 8 CPU CORE AND INSTRUCTION SET	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 9 LOW POWER MODES	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 10 OPERATING MODES	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 11 ELECTRICAL SPECIFICATIONS	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
SECTION 12 MECHANICAL SPECIFICATIONS	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
APPENDIX A MC68HC705SR3	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Comments: \_\_\_\_\_

6. Have you found any errors? If so, please comment: \_\_\_\_\_

7. From your point of view, is anything missing from the document? If so, please say what: \_\_\_\_\_

- Cut along this line to remove -







8. How could we improve this document? \_\_\_\_\_  
 \_\_\_\_\_

9. How would you rate Motorola's documentation?

Excellent                      Poor

– In general                     

– Against other semiconductor suppliers


10. Which semiconductor manufacturer provides the best technical documentation? \_\_\_\_\_

11. Which company (in any field) provides the best technical documentation? \_\_\_\_\_

12. How many years have you worked with microprocessors?  
 Less than 1 year     1–3 years     3–5 years     More than 5 years

– Second fold back along this line –

**By air mail  
Par avion**



– First fold back along this line –

– Cut along this line to remove –

Motorola Semiconductors H.K. Ltd.,  
 13/F, Prosperity Centre,  
 77-81 Container Port Road,  
 Kwai Chung, N.T.,  
 HONG KONG.

F.A.O. HKG CSIC Technical Publications  
 (re: MC68HC05SR3D/H)

FAX: (852) 2485-0548

**MOTOROLA**

*Semiconductor Products Sector  
 Asia Pacific Group*

– Third fold back along this line –

13. Currently there is some discussion in the semiconductor industry regarding a move towards providing data sheets in electronic form. If you have any opinion on this subject, please comment. \_\_\_\_\_  
 \_\_\_\_\_

14. We would be grateful if you would supply the following information (at your discretion), or attach your card.

Name: \_\_\_\_\_ Phone No: \_\_\_\_\_  
 Position: \_\_\_\_\_ FAX No: \_\_\_\_\_  
 Department: \_\_\_\_\_  
 Company: \_\_\_\_\_  
 Address: \_\_\_\_\_

*Thank you for helping us improve our documentation,  
 HKG CSIC Technical Publications, Motorola Semiconductors H.K. Ltd., Hong Kong.*

– Finally, tuck this edge into opposite flap –

# TABLE OF CONTENTS

Paragraph Number	TITLE	Page Number
<b>1</b>		
<b>GENERAL DESCRIPTION</b>		
1.1	Features.....	1-1
1.2	Mask Options.....	1-2
<b>2</b>		
<b>PIN DESCRIPTIONS</b>		
2.1	Functional Pin Descriptions .....	2-1
2.2	OSC1 and OSC2 Connections .....	2-2
2.2.1	Crystal Oscillator.....	2-3
2.2.2	External Clock.....	2-3
2.2.3	RC Oscillator Option .....	2-4
2.3	Pin Assignments.....	2-5
<b>3</b>		
<b>INPUT/OUTPUT PORTS</b>		
3.1	Parallel Ports .....	3-1
3.1.1	Port Data Registers.....	3-1
3.1.2	Port Data Direction Registers .....	3-2
3.2	Port A — Keyboard Interrupts (KBI) .....	3-2
3.3	PD0:PD5 — ADC Inputs.....	3-2
3.4	PD6 — $\overline{\text{IRQ2}}$ .....	3-3
3.5	Programmable Current Drive .....	3-3
3.6	Programmable Pull-Up Devices.....	3-5
3.6.1	Port Option Register .....	3-5

Paragraph Number	TITLE	Page Number
---------------------	-------	----------------

## 4 MEMORY AND REGISTERS

4.1	I/O Registers .....	4-1
4.2	RAM .....	4-1
4.3	ROM .....	4-1
4.4	Memory Map .....	4-2
4.5	I/O Registers Summary .....	4-3

## 5 RESETS AND INTERRUPTS

5.1	RESETS .....	5-1
5.1.1	Power-On Reset (POR) .....	5-1
5.1.2	RESET Pin .....	5-1
5.1.3	Low Voltage Reset (LVR) .....	5-2
5.2	INTERRUPTS .....	5-2
5.2.1	Non-maskable Software Interrupt (SWI) .....	5-3
5.2.2	Maskable Hardware Interrupts .....	5-5
5.2.2.1	External Interrupt (IRQ) .....	5-5
5.2.2.2	External Interrupt 2 (IRQ2) .....	5-7
5.2.2.3	Timer Interrupt .....	5-7
5.2.2.4	Keyboard Interrupt (KBI) .....	5-8

## 6 TIMER

6.1	Timer Overview .....	6-1
6.2	Timer Control Register (TCR) .....	6-3
6.3	Timer Data Register (TDR) .....	6-4
6.4	Operation during Low Power Modes .....	6-4

## 7 ANALOG TO DIGITAL CONVERTER

7.1	ADC Operation .....	7-2
7.2	ADC Status and Control Register (ADSCR) .....	7-3
7.3	ADC Data Register (ADDR) .....	7-4
7.4	ADC during Low Power Modes .....	7-4

**8**  
**CPU CORE AND INSTRUCTION SET**

8.1	Registers .....	8-1
8.1.1	Accumulator (A) .....	8-1
8.1.2	Index register (X).....	8-2
8.1.3	Program counter (PC) .....	8-2
8.1.4	Stack pointer (SP).....	8-2
8.1.5	Condition code register (CCR).....	8-2
8.2	Instruction set .....	8-3
8.2.1	Register/memory Instructions .....	8-4
8.2.2	Branch instructions .....	8-4
8.2.3	Bit manipulation instructions .....	8-4
8.2.4	Read/modify/write instructions.....	8-4
8.2.5	Control instructions .....	8-4
8.2.6	Tables.....	8-4
8.3	Addressing modes.....	8-11
8.3.1	Inherent.....	8-11
8.3.2	Immediate .....	8-11
8.3.3	Direct.....	8-11
8.3.4	Extended.....	8-12
8.3.5	Indexed, no offset.....	8-12
8.3.6	Indexed, 8-bit offset.....	8-12
8.3.7	Indexed, 16-bit offset.....	8-12
8.3.8	Relative .....	8-13
8.3.9	Bit set/clear .....	8-13
8.3.10	Bit test and branch .....	8-13

**9**  
**LOW POWER MODES**

9.1	STOP Mode .....	9-1
9.2	WAIT Mode.....	9-1
9.3	SLOW Mode .....	9-3
9.4	Data-Retention Mode .....	9-3

**10**  
**OPERATING MODES**

10.1	User Mode .....	10-1
10.2	Self-Check Mode .....	10-1
10.3	Bootstrap Mode .....	10-3

**11  
ELECTRICAL SPECIFICATIONS**

11.1	Maximum Ratings.....	11-1
11.2	Thermal Characteristics .....	11-1
11.3	DC Electrical Characteristics.....	11-2
11.4	ADC Electrical Characteristics .....	11-4
11.5	Control Timing .....	11-5

**12  
MECHANICAL SPECIFICATIONS**

12.1	40-Pin DIP Package (Case 711-03) .....	12-2
12.2	42-Pin SDIP Package (Case 858-01).....	12-2
12.3	44-pin QFP Package (Case 824A-01).....	12-3

**A  
MC68HC705SR3**

A.1	Features .....	A-1
A.2	Modes of Operation.....	A-2
A.3	User Mode.....	A-2
A.4	Bootstrap Mode .....	A-2
A.4.1	EPROM Programming .....	A-3
A.4.2	Program Control Register (PCR).....	A-3
A.4.3	EPROM Programming Sequence .....	A-3
A.5	Mask Option Register (MOR) .....	A-4
A.6	Pin Assignments.....	A-5

# LIST OF FIGURES

Figure Number	TITLE	Page Number
1-1	MC68HC05SR3/ MC68HC705SR3 Block Diagram.....	1-3
2-1	Oscillator Connections.....	2-3
2-2	Typical Oscillator Frequency for Selected External Resistor .....	2-4
2-3	Typical Oscillator Frequency for Wire-Strap Connection .....	2-4
2-4	Pin Assignment for 40-pin PDIP .....	2-5
2-5	Pin Assignment for 42-pin SDIP .....	2-6
2-6	Pin Assignment for 44-pin QFP .....	2-6
3-1	Port I/O Circuitry .....	3-2
3-2	Typical IOL vs VOL @VDD=5V.....	3-3
3-3	Typical IOH vs VOH @VDD=5V.....	3-4
3-4	Typical IOL vs VOL @VDD=3V.....	3-4
3-5	Typical IOL vs VOL @VDD=3V.....	3-5
4-1	MC68HC05SR3/MC68HC705SR3 Memory Map.....	4-2
5-1	Interrupt Stacking Order .....	5-3
5-2	Hardware Interrupt Processing Flowchart .....	5-4
5-3	External Interrupt.....	5-6
5-4	Keyboard Interrupt Circuitry.....	5-8
6-1	Timer Block Diagram .....	6-2
7-1	ADC Converter Block Diagram .....	7-1
8-1	Programming model .....	8-1
8-2	Stacking order .....	8-2
9-1	STOP and WAIT Mode Flowcharts.....	9-2
10-1	MC68HC05SR3 Self-Check Circuit .....	10-2
12-1	40-pin DIP Package.....	12-2
12-2	42-pin SDIP Package .....	12-2
12-3	44-pin QFP Package .....	12-3

**THIS PAGE LEFT BLANK INTENTIONALLY**

# LIST OF TABLES

Table Number	TITLE	Page Number
1-1	Power-On Reset Delay Mask Option .....	1-2
3-1	I/O Pin Functions .....	3-1
4-1	MC68HC05SR3/MC68HC705SR3 I/O Registers .....	4-3
5-1	Reset/Interrupt Vector Addresses .....	5-3
7-1	ADC Channel Assignments .....	7-4
8-1	MUL instruction .....	8-5
8-2	Register/memory instructions .....	8-5
8-3	Branch instructions .....	8-6
8-4	Bit manipulation instructions .....	8-6
8-5	Read/modify/write instructions .....	8-7
8-6	Control instructions .....	8-7
8-7	Instruction set .....	8-8
8-8	M68HC05 opcode map .....	8-10
10-1	Mode Selection .....	10-1
10-2	Self-Check Report .....	10-3
11-1	DC Electrical Characteristics for 5V Operation .....	11-2
11-2	DC Electrical Characteristics for 3V Operation .....	11-3
11-3	ADC Electrical Characteristics for 5V and 3V Operation .....	11-4
11-4	Control Timing for 5V Operation .....	11-5
11-5	Control Timing for 3V Operation .....	11-6
A-1	MC68HC705SR3 Operating Mode Entry Conditions .....	A-2



**THIS PAGE LEFT BLANK INTENTIONALLY**

# 1

## GENERAL DESCRIPTION

The MC68HC05SR3 HCMOS microcontroller is a member of the M68HC05 family of low-cost single-chip microcontrollers. This 8-bit microcontroller unit (MCU) contains on-chip oscillator, CPU, RAM, ROM, I/O, Timer, and Analog-to-Digital Converter. The MC68HC05SR3 is pin compatible with the MC6805R3 and is provided as a low power upgrade path for MC6805R3 applications. The low power advantage of CMOS is combined with the addition of I/O and port modifications which help eliminate external components in cost sensitive applications.

The MC68HC705SR3 is an EPROM version of the MC68HC05SR3; it is available in windowed and OTP packages. All references to the MC68HC05SR3 apply equally to the MC68HC705SR3, unless otherwise stated. *References specific to the MC68HC705SR3 are italicized in the text and also, for quick reference, they are summarized in Appendix A.*

### 1.1 Features

- Fully static chip design featuring the industry standard 8-bit M68HC05 core
- Pin compatible with the MC6805R3
- Power saving STOP, WAIT, and SLOW modes
- 3840 bytes of user ROM with security feature in MC68HC05SR3  
*3840 bytes of EPROM with security bit in MC68HC705SR3*
- 192 bytes of RAM (64 bytes for stack)
- 32 bidirectional I/O lines
- Keyboard interrupts
- 8-bit count-down timer with programmable 7-bit prescaler
- On-chip crystal oscillator, with built-in capacitor for RC option
- Second software programmable external interrupt line ( $\overline{\text{IRQ2}}$ )
- Direct LED drive capability on all ports
- Programmable 20K $\Omega$  pull-up resistors integrated into I/O ports

- Internal 100K $\Omega$  pull-up resistors on  $\overline{IRQ}$  and  $\overline{RESET}$  pins
- Four channel 8-bit Analog to Digital Converter
- Low Voltage Reset
- Available in 40-pin PDIP, 42-pin SDIP and 44-pin QFP packages

## 1.2 Mask Options

The following mask options are available:

- RC or Crystal Oscillator (see Section 2.2). The default is crystal option.
- Power-On Reset delay — Table 1-1 shows available options. The default value is 4096 cycles.

**Table 1-1** Power-On Reset Delay Mask Option

Power-On Reset Delay (cycles)
256
512
1024
2048
4096
8192
16384
32768

- Power-On Reset Slow mode. If enabled, the device goes into Slow mode directly upon power-on reset. The bus frequency is 16 times slower than the normal mode. Thus, the power-on reset delay will also be 16 times longer. The default setting is “Slow mode” disabled.




Figure 1-1 MC68HC05SR3/MC68HC705SR3 Block Diagram

**THIS PAGE LEFT BLANK INTENTIONALLY**

# 2

## PIN DESCRIPTIONS

This section provides a description of the functional pins of the MC68HC05SR3 microcontroller.

### 2.1 Functional Pin Descriptions

PIN NAME	40-pin PDIP PIN No.	42-pin SDIP PIN No.	44-pin QFP PIN No.	DESCRIPTION
VDD VSS VSS(INT) VSS(EXT)	4 1 — —	5 — 1 2	10, 33 32 6 7	Power is supplied to the MCU using these pins. VDD should be connected to the positive supply. VSS, VSS(INT), and VSS(EXT) should be connected to supply ground.
VPP	7	8	13	<i>This is the EPROM programming voltage input pin on the MC68HC705SR3. On the MC68HC05SR3 part, this pin should be connected to VDD or VSS.</i>
$\overline{\text{IRQ}}$	3	4	9	$\overline{\text{IRQ}}$ is software programmable to provide two choices of interrupt triggering sensitivity. These options are: 1) negative-edge-sensitive triggering only, or 2) both negative-edge-sensitive and level-sensitive triggering. This pin has an integrated pull-up resistor to VDD but should be tied to VDD if not needed to improve noise immunity. The $\overline{\text{IRQ}}$ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. The voltage on this pin may affect the mode of operation as described in Section 10.
$\overline{\text{RESET}}$	2	3	8	This pin can be used as an input to reset the MCU to a known start-up state by pulling it to the low state. The $\overline{\text{RESET}}$ pin contains an internal Schmitt trigger to improve its noise immunity as an input. It also has an internal pull-down device that pulls the $\overline{\text{RESET}}$ pin low during the power-on reset cycles and an integrated pull-up resistor to VDD.
TIMER	8	9	14	The TIMER pin provides an optional gating input to the timer. Refer to Section 6 for additional information.
OSC1, OSC2	5, 6	6, 7	11, 12	The OSC1 and OSC2 pins are the connections for the on-chip oscillator. See Section 2.2 for detail.


PIN NAME	40-pin PDIP PIN No.	42-pin SDIP PIN No.	44-pin QFP PIN No.	DESCRIPTION
PA0-PA7	33-40	34-41	42-44, 1-5	These eight I/O lines comprise port A. The state of any pin is software programmable. All port A lines are configured as input during power-on or external reset. PA0-PA7 are also associated with the Keyboard Interrupt function. Each pin is equipped with a programmable integrated 20K $\Omega$ pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. See Section 3 for details on the I/O ports.
PB0-PB7	25-32	26-33	31, 35-41	These eight I/O lines comprise port B. The state of any pin is software programmable. All port B lines are configured as input during power-on or external reset. Each pin is equipped with a programmable integrated 20K $\Omega$ pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. PB5-PB7 can also be programmed to provide a lower current drive of 2mA. See Section 3 for details on the I/O ports.
PC0-PC7	9-16	10-17	15-22	These eight I/O lines comprise port C. The state of any pin is software programmable. All port C lines are configured as input during power-on or external reset. Each pin is equipped with a programmable integrated 20K $\Omega$ pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. See Section 3 for details on the I/O ports.
PD0-PD7 AN0-AN3 $\overline{\text{IRQ2}}$ VRH VRL	24-21, 20-17 24-21 18 19 20	25-22, 21-18 25-22 19 20 21	30-23 30-27 24 25 26	These eight I/O lines comprise port D. The state of any pin is software programmable. All port D lines are configured as input during power-on or external reset. Each pin is equipped with a programmable integrated 20K $\Omega$ pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. PD0-PD3 become analog inputs AN0-AN3 when the ADON bit is set in the ADC Status and Control Register (\$0E). PD4 and PD5 becomes VRL and VRH respectively for the ADC reference voltage inputs. PD6 is configured as $\overline{\text{IRQ2}}$ by setting IRQ2E in the Miscellaneous Control Register (\$0C). See Section 3 for details on the I/O ports.

## 2.2 OSC1 and OSC2 Connections

The OSC1 and OSC2 pins are the connections for the on-chip oscillator — the following configurations are available:

- 1) A crystal or ceramic resonator as shown in Figure 2-1(a).
- 2) An external clock signal as shown in Figure 2-1(b).
- 3) RC options as shown in Figure 2-1(c) and Figure 2-1(d).

The external oscillator clock frequency,  $f_{OSC}$ , is divided by two to produce the internal operating frequency,  $f_{OP}$ .



**Figure 2-1** Oscillator Connections

## 2.2.1 Crystal Oscillator

The circuit in Figure 2-1(a) shows a typical oscillator circuit for an AT-cut, parallel resonant crystal. The crystal manufacturer's recommendations should be followed, as the crystal parameters determine the external component values required to provide maximum stability and reliable start-up. The load capacitance values used in the oscillator circuit design should include all stray capacitances. The crystal and components should be mounted as close as possible to the pins for start-up stabilization and to minimize output distortion. An external start-up resistor of approximately  $10M\Omega$  is needed between OSC1 and OSC2 for the crystal type oscillator.


## 2.2.2 External Clock

An external clock from another CMOS-compatible device can be connected to the OSC1 input, with the OSC2 input not connected, as shown in Figure 2-1(b).




## 2.2.3 RC Oscillator Option

This configuration is intended to be the lowest cost option in applications where oscillator accuracy is not important. An internal constant current source and a capacitor have been integrated on-chip, connected between the OSC2 pin and VSS. Thus by either connecting a resistor to VDD from OSC2 or by putting a wire strap between OSC1 and OSC2 self-oscillations at the frequency as shown in Figure 2-2 and Figure 2-3 can be induced.



**Figure 2-2** Typical Oscillator Frequency for Selected External Resistor



**Figure 2-3** Typical Oscillator Frequency for Wire-Strap Connection

## 2.3 Pin Assignments




Figure 2-4 Pin Assignment for 40-pin PDIP