



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MC68HC711D3

MC68HC11D3

MC68HC11D0

MC68L11D0

Data Sheet

**HC11
Microcontrollers**

MC68HC711D3
Rev. 2.1
07/2005

freescale.com

MC68HC711D3

Data Sheet

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://www.freescale.com>

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
© Freescale Semiconductor, Inc., 2005. All rights reserved.

Revision History

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

Revision History

Date	Revision Level	Description	Page Number(s)
September, 2003	2	Reformatted to current publications standards	N/A
		Removed references to PROG mode.	Throughout
		Corrected pin assignments for: Figure 1-2. Pin Assignments for 40-Pin Plastic DIP	4
		Figure 1-3. Pin Assignments for 44-Pin PLCC	5
		Added Figure 1-4. Pin Assignments for 44-Pin QFP	6
		1.9 Interrupt Request (IRQ) — Reworked description for clarity.	7
		2.4 Programmable Read-Only Memory (PROM) — Updated with additional data.	13
September, 2003	2	Section 10. Ordering Information and Mechanical Specifications — Added mechanical specifications for 44-pin plastic quad flat pack (QFP).	133
		Added the following appendices: Appendix A. MC68HC11D3 and MC68HC11D0 Appendix B. MC68L11D0	137 143
July, 2005	2.1	Updated to meet Freescale identity guidelines.	Throughout

List of Chapters

Chapter 1 General Description	13
Chapter 2 Operating Modes and Memory	21
Chapter 3 Central Processor Unit (CPU).	33
Chapter 4 Resets, Interrupts, and Low-Power Modes	47
Chapter 5 Input/Output (I/O) Ports	61
Chapter 6 Serial Communications Interface (SCI)	65
Chapter 7 Serial Peripheral Interface (SPI)	77
Chapter 8 Programmable Timer.	85
Chapter 9 Electrical Characteristics	105
Chapter 10 Ordering Information and Mechanical Specifications	121
Appendix A MC68HC11D3 and MC68HC11D0	125
Appendix B MC68L11D0.	131



List of Chapters

Table of Contents

Chapter 1 General Description

1.1	Introduction	13
1.2	Features	13
1.3	Structure	13
1.4	Pin Descriptions	14
1.5	Power Supply (V_{DD} , V_{SS} , and EV_{SS})	16
1.6	Reset (\overline{RESET})	16
1.7	Crystal Driver and External Clock Input (XTAL and EXTAL)	16
1.8	E-Clock Output (E)	16
1.9	Interrupt Request (\overline{IRQ})	17
1.10	Non-Maskable Interrupt/Programming Voltage (\overline{XIRQ}/V_{PP})	18
1.11	MODA and MODB (MODA/LIR and MODB/ V_{STBY})	18
1.12	Read/Write (R/ \overline{W})	18
1.13	Port D Bit 6/Address Strobe (PD6/AS)	18
1.14	Input/Output Lines (PA7–PA0, PB7–PB0, PC7–PC0, and PD7–PD0)	18

Chapter 2 Operating Modes and Memory

2.1	Introduction	21
2.2	Operating Modes	21
2.2.1	Single-Chip Mode	21
2.2.2	Expanded Multiplexed Mode	21
2.2.3	Special Bootstrap Mode (BOOT)	22
2.2.4	Special Test Mode	23
2.3	Memory Map	23
2.3.1	Control and Status Registers	23
2.3.2	RAM and I/O Mapping Register	29
2.3.3	Configuration Control Register	30
2.4	Programmable Read-Only Memory (PROM)	31
2.4.1	Programming an Individual EPROM Address	31
2.4.2	Programming the EPROM with Downloaded Data	32
2.4.3	PROM Programming Control Register	32

Chapter 3 Central Processor Unit (CPU)

3.1	Introduction	33
3.2	CPU Registers	33
3.2.1	Accumulators A, B, and D	34
3.2.2	Index Register X (IX)	34
3.2.3	Index Register Y (IY)	34
3.2.4	Stack Pointer (SP)	34
3.2.5	Program Counter (PC)	36
3.2.6	Condition Code Register (CCR)	36
3.2.6.1	Carry/Borrow (C)	36
3.2.6.2	Overflow (V)	36
3.2.6.3	Zero (Z)	36
3.2.6.4	Negative (N)	37
3.2.6.5	I-Interrupt Mask (I)	37
3.2.6.6	Half Carry (H)	37
3.2.6.7	X-Interrupt Mask (X)	37
3.2.6.8	STOP Disable (S)	37
3.3	Data Types	37
3.4	Opcodes and Operands	38
3.5	Addressing Modes	38
3.5.1	Immediate	38
3.5.2	Direct	38
3.5.3	Extended	39
3.5.4	Indexed	39
3.5.5	Inherent	39
3.5.6	Relative	39
3.6	Instruction Set	39

Chapter 4 Resets, Interrupts, and Low-Power Modes

4.1	Introduction	47
4.2	Resets	47
4.2.1	$\overline{\text{RESET}}$ Pin	47
4.2.2	Power-On Reset (POR)	47
4.2.3	Computer Operating Properly (COP) Reset	47
4.2.4	Clock Monitor Reset	48
4.2.5	System Configuration Options Register	48
4.3	Interrupts	49
4.3.1	Software Interrupt (SWI)	51
4.3.2	Illegal Opcode Trap	51
4.3.3	Real-Time Interrupt (RTI)	51
4.3.4	Interrupt Mask Bits in the CCR	51
4.3.5	Priority Structure	52
4.3.6	Highest Priority I Interrupt and Miscellaneous Register (HPRIO)	58

4.4	Low-Power Operation	60
4.4.1	Stop Mode	60
4.4.2	Wait Mode	60

Chapter 5 Input/Output (I/O) Ports

5.1	Introduction	61
5.2	Port A	61
5.3	Port B	62
5.3.1	Port B Data Register	62
5.3.2	Port B Data Direction Register	62
5.4	Port C	63
5.4.1	Port C Control Register	63
5.4.2	Port C Data Register	63
5.4.3	Port C Data Direction Register	63
5.5	Port D	64
5.5.1	Port D Data Register	64
5.5.2	Port D Data Direction Register	64

Chapter 6 Serial Communications Interface (SCI)

6.1	Introduction	65
6.2	Data Format	65
6.3	Transmit Operation	65
6.4	Receive Operation	65
6.5	Wakeup Feature	68
6.5.1	Idle-Line Wakeup	68
6.5.2	Address-Mark Wakeup	68
6.6	SCI Error Detection	69
6.7	SCI Registers	69
6.7.1	SCI Data Register	69
6.7.2	SCI Control Register 1	70
6.7.3	SCI Control Register 2	70
6.7.4	SCI Status Register	71
6.7.5	Baud Rate Register	72
6.8	Status Flags and Interrupts	75

Chapter 7 Serial Peripheral Interface (SPI)

7.1	Introduction	77
7.2	Functional Description	77
7.3	SPI Transfer Formats	77
7.4	Clock Phase and Polarity Controls	79
7.5	SPI Signals	79
7.5.1	Master In/Slave Out (MISO)	79
7.5.2	Master Out/Slave In (MOSI)	80

Table of Contents

7.5.3	Serial Clock (SCK)	80
7.5.4	Slave Select (SS)	80
7.6	SPI System Errors	80
7.7	SPI Registers	81
7.7.1	SPI Control Register	81
7.7.2	SPI Status Register	82
7.7.3	SPI Data I/O Register	83

Chapter 8 Programmable Timer

8.1	Introduction	85
8.2	Timer Structure	87
8.3	Input Capture	87
8.3.1	Timer Control 2 Register	89
8.3.2	Timer Input Capture Registers	89
8.3.3	Timer Input Capture 4/Output Compare 5 Register	90
8.4	Output Compare (OC)	91
8.4.1	Timer Output Compare Registers	91
8.4.2	Timer Compare Force Register	93
8.4.3	Output Compare 1 Mask Register	93
8.4.4	Output Compare 1 Data Register	94
8.4.5	Timer Counter Register	94
8.4.6	Timer Control 1 Register	95
8.4.7	Timer Interrupt Mask 1 Register	95
8.4.8	Timer Interrupt Flag 1 Register	96
8.4.9	Timer Interrupt Mask 2 Register	96
8.4.10	Timer Interrupt Flag 2 Register	97
8.5	Real-Time Interrupt	98
8.5.1	Timer Interrupt Mask 2 Register	98
8.5.2	Timer Interrupt Flag 2 Register	99
8.5.3	Pulse Accumulator Control Register	99
8.6	Computer Operating Properly Watchdog Function	100
8.7	Pulse Accumulator	100
8.7.1	Pulse Accumulator Control Register	102
8.7.2	Pulse Accumulator Count Register	103
8.7.3	Pulse Accumulator Status and Interrupt Bits	103

Chapter 9 Electrical Characteristics

9.1	Introduction	105
9.2	Maximum Ratings	105
9.3	Functional Operating Temperature Range	106
9.4	Thermal Characteristics	106
9.5	DC Electrical Characteristics	107
9.6	Control Timing	109
9.7	Peripheral Port Timing	114

9.8	Expansion Bus Timing	115
9.9	Serial Peripheral Interface Timing	117

Chapter 10

Ordering Information and Mechanical Specifications

10.1	Introduction	121
10.2	Ordering Information	121
10.3	40-Pin DIP (Case 711-03)	121
10.4	44-Pin PLCC (Case 777-02)	122
10.5	44-Pin QFP (Case 824A-01)	123

Appendix A

MC68HC11D3 and MC68HC11D0

A.1	Introduction	125
A.2	Block Diagram	126
A.3	Pin Assignments	127
A.4	Memory Map	128
A.5	MC68HC11D3 and MC68HC11D0 Electrical Characteristics	128
A.5.1	Functional Operating Temperature Range	128
A.5.2	Thermal Characteristics	128
A.6	Ordering Information	129

Appendix B

MC68L11D0

B.1	Introduction	131
B.2	MC68L11D0 Electrical Characteristics	131
B.2.1	Functional Operating Temperature Range	131
B.2.2	DC Electrical Characteristics	131
B.2.3	Control Timing	133
B.2.4	Peripheral Port Timing	133
B.2.5	Expansion Bus Timing	134
B.2.6	Serial Peripheral Interface Timing	135
B.3	Ordering Information	136



Table of Contents

Chapter 1

General Description

1.1 Introduction

This section depicts the general characteristics and features of the MC68HC711D3 high-density complementary metal-oxide semiconductor (HCMOS) microcontroller unit (MCU).

The MC68HC711D3 contains highly sophisticated on-chip peripheral functions. This high-speed, low-power programmable read-only memory (PROM) MCU has a nominal bus speed of 3 MHz. The fully static design allows operations at frequencies down to dc.

The MC68HC11D3 and MC68HC11D0 are read-only memory (ROM) based high-performance microcontrollers (MCU) based on the MC68HC11E9 design. The MC68L11D0 is an extended-voltage version of the MC68HC11D0 that can operate in applications that require supply voltages as low as 3.0 V. The information in this document pertains to all the devices with the exceptions noted in [Appendix A MC68HC11D3 and MC68HC11D0](#) and [Appendix B MC68L11D0](#).

1.2 Features

Features of the MC68HC711D3 include:

- Expanded 16-bit timer system with four-stage programmable prescaler
- Non-return-to-zero (NRZ) serial communications interface (SCI)
- Power-saving stop and wait modes
- 64 Kbytes memory addressability
- Multiplexed address/data bus
- Serial peripheral interface (SPI)
- 4 Kbytes of one-time programmable read-only memory (OTPROM)
- 8-bit pulse accumulator circuit
- 192 bytes of static random-access memory (RAM) (all saved during standby)
- Real-time interrupt (RTI) circuit
- Computer operating properly (COP) watchdog system
- Available in these packages:
 - 40-pin plastic dual in-line package (DIP)
 - 44-pin plastic leaded chip carrier (PLCC)
 - 44-pin plastic quad flat pack (QFP)

1.3 Structure

Refer to [Figure 1-1](#), which shows the structure of the MC68HC711D3 MCU.

General Description




Figure 1-1. MC68HC711D3 Block Diagram

1.4 Pin Descriptions

Refer to [Figure 1-2](#), [Figure 1-3](#), and [Figure 1-4](#) for pin assignments.




Figure 1-2. Pin Assignments for 40-Pin Plastic DIP




Figure 1-3. Pin Assignments for 44-Pin PLCC




Figure 1-4. Pin Assignments for 44-Pin QFP

1.5 Power Supply (V_{DD} , V_{SS} , and EV_{SS})

Power is supplied to the MCU through V_{DD} and V_{SS} . V_{DD} is the power supply (+5 V \pm 10%) and V_{SS} is ground (0 V). EV_{SS} , available on the 44-pin PLCC and QFP, is an additional ground pin.

1.6 Reset (\overline{RESET})


An active low bidirectional control signal, \overline{RESET} , acts as an input to initialize the MCU to a known startup state. It also acts as an open-drain output to indicate that an internal failure has been detected in either the clock monitor or computer operating properly (COP) watchdog circuit. In addition, the state of this pin is one of the factors governing the selection of BOOT mode.

1.7 Crystal Driver and External Clock Input (XTAL and EXTAL)

These two pins provide the interface for either a crystal or a CMOS compatible clock to control the internal clock generator circuitry. The frequency applied to these pins is four times higher than the desired E-clock rate. Refer to [Figure 1-5](#) for crystal and clock connections.

1.8 E-Clock Output (E)

E is the output connection for the internally generated E clock. The signal from E is used as a timing reference. The frequency of the E-clock output is one fourth that of the input frequency at the XTAL and EXTAL pins. The E clock can be turned off in single-chip mode for greater noise immunity if desired. See [4.3.6 Highest Priority I Interrupt and Miscellaneous Register \(HPRIO\)](#) for details.



* Values includes all stray capacitances.

Figure 1-5. Oscillator Connections

1.9 Interrupt Request ($\overline{\text{IRQ}}$)

The $\overline{\text{IRQ}}$ input provides a means of applying asynchronous interrupt requests to the microcontroller unit (MCU). Either negative edge-sensitive triggering or level-sensitive triggering is program selectable by using the IRQE bit of the OPTION register. $\overline{\text{IRQ}}$ is always configured to level-sensitive triggering at reset.

While the programmable read-only memory (PROM) is being programmed, this pin provides the chip enable (CE) signal. To prevent accidental programming of the PROM during reset, an external resistor is required on $\overline{\text{IRQ}}$ to pull the pin to V_{DD} .

1.10 Non-Maskable Interrupt/Programming Voltage ($\overline{\text{XIRQ}}/V_{\text{PP}}$)

The $\overline{\text{XIRQ}}$ input provides the capability for asynchronously applying non-maskable interrupts to the MCU after a power-on reset (POR). During reset, the X bit in the condition code register (CCR) is set masking any interrupt until enabled by software. This level-sensitive input requires an external pullup resistor to V_{DD} .

In the programming configuration of the bootstrap mode, this pin is used to supply one-time programmable read-only memory (OTPROM) programming voltage, V_{PP} , to the MCU. To avoid programming accidents during reset, this pin should be equal to V_{DD} during normal operation unless $\overline{\text{XIRQ}}$ is active.

1.11 MODA and MODB ($\overline{\text{MODA}}/\overline{\text{LIR}}$ and $\overline{\text{MODB}}/V_{\text{STBY}}$)

As reset transitions, these pins are used to latch the part into one of the four central processor unit (CPU) controlled modes of operation. The $\overline{\text{LIR}}$ output can be used as an aid to debugging once reset is completed. The open-drain $\overline{\text{LIR}}$ pin goes to an active low during the first E-clock cycle of each instruction and remains low for the duration of that cycle. The V_{STBY} input is used to retain random-access memory (RAM) contents during power down.

1.12 Read/Write ($\overline{\text{R}}/\overline{\text{W}}$)

This pin performs either of two separate functions, depending on the operating mode.

- In single-chip and bootstrap modes, $\overline{\text{R}}/\overline{\text{W}}$ functions as input/output port D bit 7. Refer to [Chapter 5 Input/Output \(I/O\) Ports](#) for further information.
- In expanded multiplexed and test modes, $\overline{\text{R}}/\overline{\text{W}}$ performs a read/write function. $\overline{\text{R}}/\overline{\text{W}}$ controls the direction of transfers on the external data bus.

1.13 Port D Bit 6/Address Strobe ($\overline{\text{PD6}}/\overline{\text{AS}}$)

This pin performs either of two separate functions, depending on the operating mode.

- In single-chip and bootstrap modes, the pin functions as input/output port D bit 6.
- In the expanded multiplexed and test modes, it provides an address strobe (AS) function. AS is used to demultiplex the address and data signals at port C.

Refer to [Chapter 2 Operating Modes and Memory](#) for further information.

1.14 Input/Output Lines ($\overline{\text{PA7}}\text{--}\overline{\text{PA0}}$, $\overline{\text{PB7}}\text{--}\overline{\text{PB0}}$, $\overline{\text{PC7}}\text{--}\overline{\text{PC0}}$, and $\overline{\text{PD7}}\text{--}\overline{\text{PD0}}$)

In the 44-pin PLCC package, 32 input/output lines are arranged into four 8-bit ports: A, B, C, and D. The lines of ports B, C, and D are fully bidirectional. Port A has two bidirectional, three input-only, and three output-only lines in the 44-pin PLCC packaging. In the 40-pin DIP, two of the output-only lines are not bonded.

Each of these four ports serves a purpose other than input/output (I/O), depending on the operating mode or peripheral functions selected.

NOTE

Ports B, C, and two bits of port D are available for I/O functions only in single-chip and bootstrap modes.

Refer to [Table 1-1](#) for details about the functions of the 32 port signals within different operating modes.

Table 1-1. Port Signal Functions

Port/Bit	Single-Chip and Bootstrap Mode	Expanded Multiplexed and Special Test Mode
PA0	PA0/IC3	
PA1	PA1/IC2	
PA2	PA2/IC1	
PA3	PA3/OC5/IC4/and-or OC1	
PA4 ⁽¹⁾	PA4/OC4/and-or OC1	
PA5	PA5/OC3/and-or OC1	
PA6 ⁽¹⁾	PA6/OC2/and-or OC1	
PA7	PA7/PAI/and-or OC1	
PB0	PB0	A8
PB1	PB1	A9
PB2	PB2	A10
PB3	PB3	A11
PB4	PB4	A12
PB5	PB5	A13
PB6	PB6	A14
PB7	PB7	A15
PC0	PC0	A0/D0
PC1	PC1	A1/D1
PC2	PC2	A2/D2
PC3	PC3	A3/D3
PC4	PC4	A4/D4
PC5	PC5	A5/D5
PC6	PC6	A6/D6
PC7	PC7	A7/D7
PD0	PD0/RxD	
PD1	PD1/TxD	
PD2	PD2/MISO	
PD3	PD3/MOSI	
PD4	PD4/SCK	
PD5	PD5/ \overline{SS}	
PD6	PD6	AS
PD7	PD7	R/ \overline{W}

1. In the 40-pin package, pins PA4 and PA6 are not bonded. Their associated I/O and output compare functions are not available externally. They can still be used as internal software timers, however.

Chapter 2

Operating Modes and Memory

2.1 Introduction

This section contains information about:

- The modes that define MC68HC711D3 operating conditions
- The on-chip memory that allows the microcontroller unit (MCU) to be configured for various applications
- The 4-Kbytes of programmable read-only memory (PROM)

2.2 Operating Modes

The MC68HC711D3 uses two dedicated pins, MODA and MODB, to select one of two normal operating modes or one of two special operating modes. A value reflecting the microcontroller unit (MCU) status or mode selected is latched on bits SMOD and MDA of the highest priority I-bit interrupt and miscellaneous register (HPRIO) on the rising edge of reset. The normal operating modes are the single-chip and expanded-multiplexed modes. The special operating modes are the bootstrap and test modes. [Table 2-1](#) shows mode selection according to the values encoded on the MODA and MODB pins, and the value latched in the SMOD and MDA bits.

Table 2-1. Mode Selection

RESET	MODA	MODB	Mode Selected	SMOD	MDA
1	0	1	Normal — single chip	0	0
1	1	1	Normal — expanded multiplexed	0	1
1	0	0	Special — bootstrap (BOOT)	1	0
1	1	0	Special — test	1	1
0	0	0	Reserved	X	X

2.2.1 Single-Chip Mode

In single-chip mode, the MCU functions as a self-contained microcontroller and has no external address or data bus. The 4-Kbyte erasable programmable read-only memory (EPROM) would contain all program code and is located at \$F000–\$FFFF. This mode provides maximum use of the pins for on-chip peripheral functions, and all the address and data activity occurs within the MCU.

2.2.2 Expanded Multiplexed Mode

In the expanded-multiplexed mode, the MCU can address up to 64 Kbytes of address space. High-order address bits are output on the port B pins. Low-order address bits and the bidirectional data bus are multiplexed on port C. The AS pin provides the control output used in demultiplexing the low-order address. The $\overline{R/W}$ pin is used to control the direction of data transfer on the port C bus.

Operating Modes and Memory

If this mode is entered out of reset, the EPROM is located at \$7000–\$7FFF and vector accesses are from external memory. To be in expanded-multiplexed mode with EPROM located at \$F000–\$FFFF, it is necessary to start in single-chip mode, executing out of EPROM, and then set the MDA bit of the HPRI0 register to switch mode.

NOTE

$\overline{R/\overline{W}}$, AS, and the high-order address bus (port B) are inputs in single-chip mode. These inputs may need to be pulled up so that off-chip accesses cannot occur while the MCU is in single-chip mode.

2.2.3 Special Bootstrap Mode (BOOT)

This special mode is similar to single-chip mode. The resident bootloader program contains a 256-byte program in a special on-chip read-only memory (ROM). The user downloads a small program into on-board RAM using the SCI port. Program control is passed to RAM when an idle line of at least four characters occurs. In this mode, all interrupt vectors are mapped to RAM (see [Table 2-2](#)), so that the user can set up a jump table, if desired.

Bootstrap mode (BOOT) is entered out of reset if the voltage level on both MODA and MODB is low. The programming aspect of bootstrap mode, used to program the one-time programmable ROM (OTPROM) through the MCU, is entered automatically if \overline{IRQ} is low and programming voltage is available on the V_{PP} pin. \overline{IRQ} should be pulled up while in reset with MODA and MODB configured for bootstrap mode to prevent unintentional programming of the EPROM.

This versatile mode (BOOT) can be used for test and diagnostic functions on completed modules and for programming the on-board PROM. The serial receive logic is initialized by software in the bootloader ROM, which provides program control for the SCI baud rate and word format. Mode switching to other modes can occur under program control by writing to the SMOD and MDA bits of the HPRI0 register. Two special bootloader functions allow either an immediate jump-to-RAM at memory address \$0000 or an immediate jump-to-EPROM at \$F000.

Table 2-2. Bootstrap Mode Jump Vectors

Address	Vector
00C4	SCI
00C7	SPI
00CA	Pulse accumulator input edge
00CD	Pulse accumulator overflow
00D0	Timer overflow
00D3	Timer output compare 5/input capture 4
00D6	Timer output compare 4
00D9	Timer output compare 3
00DC	Timer output compare 2
00DF	Timer output compare 1
00E3	Timer input capture 3
00E5	Timer input capture 2
00E8	Timer input capture 1

Table 2-2. Bootstrap Mode Jump Vectors (Continued)

Address	Vector
00EB	Real-time interrupt
00EE	IRQ
00F1	XIRQ
00F4	SWI
00F7	Illegal opcode
00FA	COP fail
00FD	Clock monitor
BF00 (Boot)	Reset

2.2.4 Special Test Mode

This special expanded mode is primarily intended for production testing. The user can access a number of special test control bits in this mode. Reset and interrupt vectors are fetched externally from locations \$BFC0–\$BFFF. A switch can be made from this mode to other modes under program control.

2.3 Memory Map


Figure 2-1 illustrates the memory map for both normal modes of operation (single-chip and expanded-multiplexed), as well as for both special modes of operation (bootstrap and test).

- In the single-chip mode, the MCU does not generate external addresses. The internal memory locations are shown in the shaded areas, and the contents of these shaded areas are explained on the right side of the diagram.
- In expanded-multiplexed mode, the memory locations are basically the same as in the single-chip mode except that the memory locations between shaded areas are for externally addressed memory and I/O.
- The special bootstrap mode is similar to the single-chip mode, except that the bootstrap program ROM is located at memory locations \$BF00–\$BFFF, vectors included.
- The special test mode is similar to the expanded-multiplexed mode except the interrupt vectors are at external memory locations.

2.3.1 Control and Status Registers

Figure 2-2 is a representation of all 64 bytes of control and status registers, I/O and data registers, and reserved locations that make up the internal register block. This block may be mapped to any 4-K boundary in memory, but reset locates it at \$0000–\$003F. This mappability factor and the default starting addresses are indicated by the use of a bold **0** as the starting character of a register's address.

Operating Modes and Memory



MODB	MODA	Mode Selected
1	0	Single-chip (mode 0)
1	1	Expanded multiplexed (mode 1)
0	0	Special bootstrap
0	1	Special test

Figure 2-1. MC68HC711D3 Memory Map

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0000	Port A Data Register (PORTA) See page 61.	Read:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
		Write:								
		Reset:	Hi-Z	0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z
\$0001	Reserved		R	R	R	R	R	R	R	R
\$0002	Port C Control Register (PIOC) See page 63.	Read:	0	0	CWOM	0	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0003	Port C Data Register (PORTC) See page 63.	Read:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
		Write:								
		Reset:	Reset configures pins as Hi-Z inputs							
\$0004	Port B Data Register (PORTB) See page 62.	Read:	PB7	PB6	PB5	PB4	PB3	BP2	BP1	PB0
		Write:								
		Reset:	Reset configures pins as Hi-Z inputs							
\$0005	Reserved		R	R	R	R	R	R	R	R
\$0006	Data Direction Register for Port B (DDRB) See page 62.	Read:	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0007	Data Direction Register for Port C (DDRC) See page 63.	Read:	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0008	Port D Data Register (PORTD) See page 64.	Read:	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0009	Data Direction Register for Port D (DDRD) See page 64.	Read:	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000A	Reserved		R	R	R	R	R	R	R	R
\$000B	Timer Compare Force Register (CFORC) See page 93.	Read:	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000C	Output Compare 1 Mask Register (OC1M) See page 93.	Read:	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000D	Output Compare 1 Data Register (OC1D) See page 94.	Read:	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0

= Unimplemented
 R = Reserved
 U = Unaffected

Figure 2-2. Register and Control Bit Assignments (Sheet 1 of 5)