



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





*M68HC11  
Microcontrollers*

*MC68HC11P2  
MC68HC711P2*

*Technical Data*

*MC68HC11P2/D  
Rev. 1, 4/2002*







# MC68HC11P2

# MC68HC711P2

## Technical Data — Rev 1.0

---

---

*Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.*





## List of Paragraphs

List of Paragraphs . . . . .	5
Table of Contents . . . . .	7
List of Figures . . . . .	13
List of Tables . . . . .	15
Section 1. General Description . . . . .	17
Section 2. Pin Descriptions . . . . .	21
Section 3. Operating Modes and On-Chip Memory . . . . .	41
Section 4. Parallel Input/Output . . . . .	73
Section 5. Serial Communications Interface (SCI) . . . . .	87
Section 6. Motorola Interconnect Bus (MI BUS) . . . . .	109
Section 7. Serial Peripheral Interface (SPI) . . . . .	125
Section 8. Timing System . . . . .	137
Section 9. Analog-to-Digital Converter . . . . .	173
Section 10. Resets and Interrupts . . . . .	185
Section 11. CPU Core and Instruction Set . . . . .	213
Section 12. Electrical Specifications . . . . .	231
Section 13. Mechanical Data . . . . .	247
Section 14. Ordering Information . . . . .	251
Section 15. Development Support . . . . .	253



List of Paragraphs

Revision History .....265

Freescale Semiconductor, Inc.



## Table of Contents

### List of Paragraphs

### Table of Contents

### List of Figures

### List of Tables

## Section 1. General Description

1.1	Contents .....	17
1.2	Introduction .....	17
1.3	Features .....	18

## Section 2. Pin Descriptions

2.1	Contents .....	21
2.2	Introduction .....	21
2.3	VDD and VSS .....	22
2.4	$\overline{\text{RESET}}$ .....	23
2.5	Crystal driver and external clock input (XTAL, EXTAL) .....	24
2.6	E clock output (E) .....	26
2.7	Phase-locked loop (XFC, VDDSYN) .....	26
2.8	Interrupt request ( $\overline{\text{IRQ}}$ ) .....	32
2.9	Nonmaskable interrupt ( $\overline{\text{XIRQ/VPPE}}$ ) .....	32



**Table of Contents**

2.11 VRH and VRL .....34  
 2.12 PG7/R $\overline{W}$ .....34  
 2.13 Port signals.....34

**Section 3. Operating Modes and On-Chip Memory**

3.1 Contents .....41  
 3.2 Introduction.....41  
 3.3 Operating modes .....41  
 3.4 On-chip memory.....44  
 3.5 System initialization .....51  
 3.6 EPROM, EEPROM and CONFIG register .....64

**Section 4. Parallel Input/Output**

4.1 Contents .....73  
 4.2 Introduction.....73  
 4.3 Port A .....74  
 4.4 Port B .....75  
 4.5 Port C .....77  
 4.6 Port D .....78  
 4.7 Port E .....79  
 4.8 Port F .....80  
 4.9 Port G .....81  
 4.10 Port H .....82  
 4.11 Internal pull-up/pull-down resistors .....83  
 4.12 System configuration .....84

**Section 5. Serial Communications Interface (SCI)**

5.1	Contents . . . . .	87
5.2	Introduction . . . . .	87
5.3	Data format . . . . .	88
5.4	Transmit operation . . . . .	89
5.5	Receive operation . . . . .	89
5.6	Wakeup feature . . . . .	91
5.7	SCI error detection . . . . .	92
5.8	SCI registers . . . . .	93
5.9	Status flags and interrupts . . . . .	101
5.10	Additional SCI subsystems . . . . .	104

**Section 6. Motorola Interconnect Bus (MI BUS)**

6.1	Contents . . . . .	109
6.2	Introduction . . . . .	109
6.3	Push-pull sequence . . . . .	111
6.4	The push field . . . . .	112
6.5	The pull field . . . . .	112
6.6	Biphase coding . . . . .	113
6.7	Message validation . . . . .	113
6.8	Interfacing to MI BUS . . . . .	116
6.9	MI BUS clock rate . . . . .	117
6.10	SCI/MI BUS2 registers . . . . .	117
6.11	SCI/MI BUS3 registers . . . . .	123

**Section 7. Serial Peripheral Interface (SPI)**

- 7.1 Contents . . . . . 125
- 7.2 Introduction . . . . . 125
- 7.3 Functional description . . . . . 126
- 7.4 SPI transfer formats . . . . . 126
- 7.5 SPI signals . . . . . 129
- 7.6 SPI system errors . . . . . 130
- 7.7 SPI registers . . . . . 132

**Section 8. Timing System**

- 8.1 Contents . . . . . 137
- 8.2 Introduction . . . . . 137
- 8.3 Timer structure . . . . . 139
- 8.4 Input capture . . . . . 142
- 8.5 Output compare . . . . . 145
- 8.6 Real-time interrupt . . . . . 154
- 8.7 Computer operating properly watchdog function . . . . . 157
- 8.8 Pulse accumulator . . . . . 158
- 8.9 Pulse-width modulation (PWM) timer . . . . . 162

**Section 9. Analog-to-Digital Converter**

- 9.1 Contents . . . . . 173
- 9.2 Introduction . . . . . 173
- 9.3 Overview . . . . . 174
- 9.4 A/D converter power-up and clock select . . . . . 178

9.7 Operation in STOP and WAIT modes. . . . . 184

**Section 10. Resets and Interrupts**

10.1 Contents . . . . . 185

10.2 Introduction . . . . . 185

10.3 Resets. . . . . 185

10.4 Effects of reset . . . . . 192

10.5 Reset and interrupt priority . . . . . 195

10.6 Interrupts. . . . . 200

10.7 Low power operation . . . . . 203

**Section 11. CPU Core and Instruction Set**

11.1 Contents . . . . . 213

11.2 Introduction . . . . . 213

11.3 Registers. . . . . 214

11.4 Data types. . . . . 220

11.5 Opcodes and operands . . . . . 220

11.6 Addressing modes . . . . . 221

11.7 Instruction set . . . . . 223

**Section 12. Electrical Specifications**

12.1 Contents . . . . . 231

12.2 Introduction . . . . . 231

12.3 Maximum ratings . . . . . 232

12.4 Thermal characteristics and power considerations. . . . . 233

12.5 Test methods . . . . . 234

**Table of Contents**

12.7 Control timing .....237

**Section 13. Mechanical Data**

13.1 Contents .....247  
 13.2 Pin assignments .....248  
 13.3 Package dimensions .....249

**Section 14. Ordering Information**

14.1 Contents .....251  
 14.2 Introduction .....251

**Section 15. Development Support**

15.1 Contents .....253  
 15.2 Introduction .....253  
 15.3 EVS — Evaluation system .....253

**Glossary**

**Revision History**

15.4 Major Changes Between Revision 1.0 and Revision 0.0 ....265

## List of Figures

Figure	Title	Page
1-1	MC68HC11P2/MC68HC711P2 block diagram . . . . .	19
2-1	84-pin PLCC/CERQUAD pinout . . . . .	22
2-2	External reset circuitry . . . . .	24
2-3	Oscillator connections. . . . .	25
2-4	PLL circuit. . . . .	27
2-5	RAM stand-by connections. . . . .	33
3-1	MC68HC11P2 memory map. . . . .	44
3-2	RAM and register overlap. . . . .	57
5-1	SCI baud rate generator circuit diagram. . . . .	88
5-2	SCI1 block diagram . . . . .	90
5-3	Interrupt source resolution within SCI. . . . .	103
6-1	MI BUS timing. . . . .	111
6-2	Biphase coding and error detection . . . . .	113
6-3	MI BUS block diagram . . . . .	115
6-4	A typical interface between the MC68HC11P2 and the MI BUS . . . . .	116
7-1	SPI block diagram. . . . .	127
7-2	SPI transfer format . . . . .	128
8-1	Timer clock divider chains . . . . .	140
8-2	Capture/compare block diagram. . . . .	141
8-3	Pulse accumulator block diagram. . . . .	159
8-4	PWM timer block diagram. . . . .	164
8-5	PWM duty cycle . . . . .	170
9-1	A/D converter block diagram . . . . .	174
9-2	Electrical model of an A/D input pin (in sample mode). . . . .	175
9-3	A/D conversion sequence. . . . .	177
10-1	Processing flow out of reset (1 of 2). . . . .	206

**List of Figures**

Freescale Semiconductor, Inc.

10-4 Interrupt priority resolution (2 of 3) .....209

10-5 Interrupt priority resolution (3 of 3) .....210

10-6 Interrupt source resolution within the SCI subsystem. ....211

11-1 Programming model .....214

11-2 Stacking operations .....216

12-1 Test methods .....234

12-2 Timer inputs .....237

12-3 Reset timing .....238

12-4 Interrupt timing .....238

12-5 STOP recovery timing. ....239

12-6 WAIT recovery timing .....239

12-7 Port read timing diagram .....240

12-8 Port write timing diagram .....240

12-9 SPI master timing (CPHA = 0) .....243

12-10 SPI master timing (CPHA = 1) .....243

12-11 SPI slave timing (CPHA = 0) .....244

12-12 SPI slave timing (CPHA = 1) .....244

12-13 Expansion bus timing .....246

13-1 84-pin PLCC/CERQUAD pinout .....248

13-2 84-pin PLCC mechanical dimensions. ....249

13-3 84-pin CERQUAD mechanical dimensions .....250

## List of Tables

Table	Title	Page
2-1	Port signal functions . . . . .	35
3-1	Example bootloader baud rates . . . . .	43
3-2	Register and control bit assignments . . . . .	47
3-3	Registers with limited write access . . . . .	51
3-4	Hardware mode select summary . . . . .	53
3-5	RAM and register remapping . . . . .	56
3-6	EEPROM remapping . . . . .	58
3-7	EEPROM block protect . . . . .	62
3-8	Erase mode selection . . . . .	67
4-1	Port configuration . . . . .	74
5-1	Example SCI baud rate control values . . . . .	95
7-1	SPI clock rates . . . . .	133
8-1	Timer resolution and capacity . . . . .	139
8-2	RTI periodic rates . . . . .	154
8-3	Pulse accumulator timing . . . . .	158
8-4	Clock A and clock B prescalers . . . . .	167
9-1	A/D converter channel assignments . . . . .	180
10-1	COP timer rate select . . . . .	187
10-2	Reset cause, reset vector and operating mode . . . . .	192
10-3	Highest priority interrupt selection . . . . .	198
10-4	Interrupt and reset vector assignments . . . . .	199
10-5	Stacking order on entry to interrupts . . . . .	201
11-1	Reset vector comparison . . . . .	217
11-2	Instruction set . . . . .	223
14-1	Ordering information . . . . .	251
15-1	M68HC11 development tools . . . . .	253





## Section 1. General Description

### 1.1 Contents

<b>1.2</b>	<b>Introduction</b> .....	<b>17</b>
<b>1.3</b>	<b>Features</b> .....	<b>18</b>

### 1.2 Introduction

The MC68HC11P2 8-bit microcomputer is a member of the M68HC11 family of HCMOS microcomputers. In addition to 32kbytes of ROM, the MC68HC11P2 contains 1 kbyte of RAM and 640 bytes of EEPROM. With its advanced timer and communication features (including MI BUS<sup>(1)</sup>) the MC68HC11P2 is especially suitable for mobile communications and automotive applications.


The MC68HC711P2 is an EPROM version of the MC68HC11P2, with the User ROM replaced by a similar amount of EPROM. All references to the MC68HC11P2 apply equally to the MC68HC711P2, unless otherwise noted. *References specific to the MC68HC711P2 are italicised in the text.*

---

1. The Motorola interconnect bus (MI BUS) is a serial communications protocol which supports distributed real-time control efficiently and with a high degree of noise immunity. It allows data

### 1.3 Features

- Low power, high performance M68HC11 CPU core, with 4MHz bus capability
- Power saving PLL clock circuit, with automatic disable during WAIT mode
- 32kbytes of User ROM (MC68HC11P2); *32kbytes User EPROM (MC68HC711P2)*
- 1 kbyte of RAM
- 640 bytes of byte-erasable User EEPROM, with on-chip charge pump
- Up to 50 general purpose I/O lines, plus up to 12 input-only lines
- Non-multiplexed address and data buses, permitting direct access to the full 64k address map
- 16-bit timer with 3/4 input captures and 4/5 output compares; pulse accumulator and COP watchdog timer
- Three 8- or 9-bit SCI subsystems, two with MI BUS<sup>†</sup> capability
- SPI subsystem, with software selectable MSB/LSB first option
- 8-channel, 8-bit analog-to-digital (A/D) converter
- Four 8-bit PWM timer channels (may be concatenated to form one, or two, 16-bit channels)
- Available in 84-pin PLCC *or 84-pin CERQUAD* packages





## Section 2. Pin Descriptions

### 2.1 Contents

2.2	Introduction . . . . .	21
2.3	VDD and VSS . . . . .	22
2.4	RESET . . . . .	23
2.5	Crystal driver and external clock input (XTAL, EXTAL) . . .	24
2.6	E clock output (E) . . . . .	26
2.7	Phase-locked loop (XFC, VDDSYN) . . . . .	26
2.8	Interrupt request (IRQ) . . . . .	32
2.9	Nonmaskable interrupt (XIRQ/VPPE) . . . . .	32
2.10	MODA and MODB (MODA/LIR and MODB/VSTBY) . . . . .	33
2.11	VRH and VRL . . . . .	34
2.12	PG7/R/W . . . . .	34
2.13	Port signals . . . . .	34

### 2.2 Introduction

The MC68HC11P2 is available in an 84-pin plastic-leaded chip carrier (PLCC); *the MC68HC711P2 is also available in an 84-pin windowed cerquad package, to allow full use of the EPROM.* Most pins on this MCU serve two or more functions, as described in the following paragraphs. Refer to **Figure 2-1** which shows the pin assignments for both 84-pin packages.

Pin Descriptions




Figure 2-1. 84-pin PLCC/*CERQUAD* pinout

### 2.3 VDD and VSS

Power is supplied to the microcontroller via these pins. VDD is the positive supply and VSS is ground. The MCU operates from a single 5V (nominal) power supply.

It is in the nature of CMOS designs that very fast signal transitions occur on the MCU pins. These short rise and fall times place very high short-duration current demands on the power supply. To prevent noise problems, special care must be taken to provide good power supply bypassing at the MCU. Bypass capacitors should have good high-

Bypassing requirements vary, depending on how heavily the MCU pins are loaded.

The MC68HC11P2 MCU has five VDD pins and five VSS pins. One pair of these pins is reserved for supplying power to the analog-to-digital converter (VDD AD, VSS AD); two pairs are used for the internal logic (VDD, VSS); the remaining two pairs supply power for the port logic on either half of the chip (VDDL, VSSX and VDDR, VSSX). This arrangement minimizes the injection of noise into the digital circuitry on the chip.

## 2.4 RESET

An active low bidirectional control signal,  $\overline{\text{RESET}}$ , acts as an input to initialize the MCU to a known start-up state. It also acts as an open-drain output to indicate that an internal failure has been detected in either the clock monitor or the COP watchdog circuit. The CPU distinguishes between internal and external reset conditions by sensing whether the reset pin rises to a logic one in less than six E clock cycles after a reset has occurred. It is therefore not advisable to connect an external resistor-capacitor (RC) power-up delay circuit to the reset pin of M68HC11 devices because the circuit charge time constant can cause the device to misinterpret the type of reset that occurred. Refer to [Resets and Interrupts](#) for further information.

**Figure 2-2** illustrates a typical reset circuit that includes an external switch together with a low voltage inhibit circuit, to prevent power transitions, or RAM or EEPROM corruption.







Figure 2-2. External reset circuitry

## 2.5 Crystal driver and external clock input (XTAL, EXTAL)

These two pins provide the interface for either a crystal or a CMOS compatible clock to control the internal clock generator circuitry. The frequency applied to these pins must be four times higher than the desired E clock rate (unless the PLL circuit is used to provide the E clock).

The XTAL pin is normally left unconnected when an external CMOS compatible clock input is connected to the EXTAL pin. However, a 10 k $\Omega$  to 100 k $\Omega$  load resistor connected from XTAL to ground can be used to reduce RFI noise emission. The XTAL output is normally intended to drive only a crystal. The XTAL output can be buffered with a high-impedance buffer, or it can be used to drive the EXTAL input of another M68HC11 family device.

In all cases, use caution when designing circuitry associated with the oscillator pins. Load capacitances shown in the oscillator circuits include all stray layout capacitances. See [Figure 2-3](#).



Note: capacitor values include all stray capacitance.

**Figure 2-3. Oscillator connections**