



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Overview	1
QMC Memory Organization	2
QMC Commands	3
QMC Exceptions	4
Buffer Descriptors	5
QMC Initialization	6
Features Deleted in MC68MH360	7
Performance	8
Multi-Subchannel (MSC) Microcode	9
68360 Bit Numbering	A
Frequently-Asked Questions	B
Connecting ISDN Interfaces to QUICC32	C
Index	IND



<b>1</b>	Overview
<b>2</b>	QMC Memory Organization
<b>3</b>	QMC Commands
<b>4</b>	QMC Exceptions
<b>5</b>	Buffer Descriptors
<b>6</b>	QMC Initialization
<b>7</b>	Features Deleted in MC68MH360
<b>8</b>	Performance
<b>9</b>	Multi-Subchannel (MSC) Microcode
<b>A</b>	68360 Bit Numbering
<b>B</b>	Frequently-Asked Questions
<b>C</b>	Connecting ISDN Interfaces to QUICC32
<b>IND</b>	Index

# QMC Supplement to MC68360 and MPC860 User's Manuals



**Home Page:**

[www.freescale.com](http://www.freescale.com)

**email:**

[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
(800) 521-6274  
480-768-2130

[support@freescale.com](mailto:support@freescale.com)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

**Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku  
Tokyo 153-0064, Japan  
0120 191014  
+81 2666 8080  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate,  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor  
Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
(800) 441-2447  
303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.







# CONTENTS

Paragraph Number	Title	Page Number
	Audience .....	xi
	Organization.....	xi
	Additional Reading .....	xii
	Conventions .....	xii
	Acronyms and Abbreviations .....	xiii
<b>Chapter 1</b>		
<b>Overview</b>		
1.1	The QMC (QUICC Multichannel Controller) .....	1-1
1.2	Introduction.....	1-1
1.3	QMC Features .....	1-3
1.4	The Time Slot Assigner and the QMC .....	1-4
1.5	The Serial Interface (SI).....	1-4
1.5.1	Synchronization .....	1-5
1.5.2	Loopback Mode .....	1-5
1.5.3	Echo Mode .....	1-5
1.5.4	Inverted Signals .....	1-5
1.6	QMC Serial Routing and Example Applications.....	1-6
1.7	SCC Changes on the Fly .....	1-10
1.8	SI RAM Errors.....	1-10
1.9	E1/T1 Frame Description.....	1-11
<b>Chapter 2</b>		
<b>QMC Memory Organization</b>		
2.1	QMC Memory Structure .....	2-2
2.1.1	Dual-Ported RAM Base .....	2-3
2.1.2	SCC Base and Global Multichannel Parameters .....	2-3
2.1.3	TSATRx/TSATTx Pointers and Time Slot Assignment Table .....	2-3
2.1.4	TSATRx/TSATTx Channel Pointers.....	2-4
2.1.5	Logical Channel TBASE and RBASE.....	2-4
2.1.6	MCBASE .....	2-4
2.1.7	Buffer Descriptor Table .....	2-4
2.1.8	Data Buffer Pointer .....	2-5



# CONTENTS

Paragraph Number	Title	Page Number
2.1.9	Data Buffer .....	2-5
2.2	Global Multichannel Parameters .....	2-5
2.3	Multiple SCC Assignment Tables .....	2-10
2.4	Channel-Specific Parameters.....	2-14
2.4.1	Channel-Specific HDLC Parameters.....	2-14
2.4.1.1	CHAMR—Channel Mode Register (HDLC).....	2-15
2.4.1.2	TSTATE—Tx Internal State (HDLC).....	2-17
2.4.1.3	INTMSK—Interrupt Mask (HDLC) .....	2-18
2.4.1.4	RSTATE—Rx Internal State (HDLC) .....	2-19
2.4.2	Channel-Specific Transparent Parameters .....	2-20
2.4.2.1	CHAMR—Channel Mode Register (Transparent Mode) .....	2-21
2.4.2.2	TSTATE—Tx Internal State (Transparent Mode) .....	2-23
2.4.2.3	INTMSK—Interrupt Mask (Transparent Mode).....	2-24
2.4.2.4	TRNSYNC—Transparent Synchronization .....	2-24
2.4.2.5	RSTATE—Rx Internal State (Transparent Mode).....	2-28

## Chapter 3 QMC Commands

3.1	Transmit Commands.....	3-1
3.2	Receive Commands .....	3-2

## Chapter 4 QMC Exceptions

4.1	Global Error Events .....	4-2
4.1.1	Global Underrun (GUN).....	4-3
4.1.2	Global Overrun (GOV) in the FIFO .....	4-3
4.1.3	Restart from a Global Error .....	4-3
4.2	SCC Event Register (SCCE) .....	4-3
4.3	Interrupt Table Entry .....	4-5
4.4	Channel Interrupt Processing Flow .....	4-7

## Chapter 5 Buffer Descriptors

5.1	Receive Buffer Descriptor .....	5-1
5.2	Transmit Buffer Descriptor .....	5-5
5.3	Placement of Buffer Descriptors .....	5-7
5.3.1	MC68MH360 Internal Memory Structure.....	5-7
5.3.2	Parameter RAM Usage for QMC over Several SCCs.....	5-9
5.3.3	MPC860MH Internal Memory Structure .....	5-14



# CONTENTS

Paragraph Number	Title	Page Number
5.3.4	MC68MH360 Configured for QMC and Ethernet.....	5-20

## Chapter 6 QMC Initialization

6.1	Initialization Steps.....	6-1
6.2	68MH360 T1 Example.....	6-10
6.3	Restarting the Transmitter.....	6-17
6.4	Restarting the Receiver.....	6-17
6.5	Disabling Receiver and Transmitter.....	6-17
6.6	Debugging Hints.....	6-17
6.6.1	Pointer Registers.....	6-17
6.6.2	State Registers.....	6-18

## Chapter 7 Features Deleted in MC68MH360

## Chapter 8 Performance

8.1	Common Channel Combinations.....	8-1
8.2	CPM Loading.....	8-2
8.3	Bus Latency and Peak Load.....	8-5

## Chapter 9 Multi-Subchannel (MSC) Microcode

9.1	MSC Microcode Features.....	9-1
9.2	MSC Microcode Operation.....	9-2
9.3	Programming the MSC Protocol.....	9-3
9.4	MSC Subchanneling Example.....	9-6
9.5	QMC Memory Organization.....	9-7
9.6	Multi-Subchannel Initialization.....	9-8

## Appendix A 68360 Bit Numbering

A.1	Time Slot Assignment Table.....	A-1
A.2	Registers in HDLC Mode.....	A-3
A.3	Registers in Transparent Mode.....	A-4
A.4	Command Register.....	A-4





# CONTENTS

Paragraph Number	Title	Page Number
A.5	SCC Event Register .....	A-5
A.6	SCCM Register .....	A-5
A.7	Receive and Transmit Buffer Descriptors .....	A-5

## Appendix B Frequently-Asked Questions

B.1	Questions Common to MH360 and 860MH.....	B-1
B.2	860MH-Related Questions .....	B-2
B.3	MH360-Related Questions .....	B-4

## Appendix C Connecting ISDN Multiple S/T or U Interfaces to QUICC32

C.1	The QMC Protocol .....	C-1
C.2	Control and Status Information .....	C-2
C.3	Data Clock (DCL) and Frame Sync (FSC) Generation .....	C-4
C.3.1	MC145574 S/T Interface .....	C-5
C.3.1.1	Activation Procedure .....	C-8
C.3.1.2	Deactivation Procedure .....	C-11
C.3.2	MC145572 U Interface .....	C-12
C.3.2.1	Activation Procedure .....	C-14
C.3.2.2	Deactivation Procedure .....	C-14
C.3.3	System Configuration .....	C-14
C.3.3.1	S/T-Interface Configuration .....	C-14
C.3.3.2	U-Interface Configuration .....	C-15
C.3.3.3	QUICC32 Configuration .....	C-15

## ILLUSTRATIONS

Figure Number	Title	Page Number
1-1	QMC Channel Addressing Capability .....	1-2
1-2	Ethernet-to-BRI Bridge Using MC68EN360.....	1-6
1-3	Internal Routing for Ethernet-to-BRI Bridge Using MC68EN360.....	1-7
1-4	Ethernet-to-BRI Bridge Using MC68MH360 .....	1-8
1-5	Internal Routing for Ethernet-to-BRI Bridge Using MC68MH360 .....	1-8
1-6	Ethernet-to-PRI Bridge Using MPC860MH.....	1-9
1-7	Internal Routing for Ethernet-to-PRI Bridge Using MPC860 .....	1-9
1-8	Frame Structures for E1/CEPT and T1 TDM Interfaces .....	1-12
1-9	MC68MH360 Connection to a TDM Bus .....	1-13
2-1	MC68MH360 and MPC860MH Internal Memory Structures.....	2-1
2-2	QMC Memory Structure .....	2-2
2-3	Time Slot Assignment Table .....	2-8
2-4	Time Slot Assignment Table for 64-Channel Common Rx and Tx Mapping.....	2-10
2-5	Rx Time Slot Assignment Table for 32 Channels over Two SCCs.....	2-11
2-6	Time Slot Assignment Tables for 64 Channels over 2 SCCs .....	2-13
2-7	CHAMR—Channel Mode Register (HDLC) .....	2-15
2-8	TSTATE—Tx Internal State (HDLC) .....	2-17
2-9	INTMSK and Interrupt Table Entry (HDLC).....	2-18
2-10	RSTATE—Rx Internal State (HDLC).....	2-19
2-11	CHAMR—Channel Mode Register (Transparent Mode).....	2-21
2-12	TSTATE—Tx Internal State (Transparent Mode).....	2-23
2-13	INTMSK and Interrupt Table Entry (Transparent Mode) .....	2-24
2-14	Examples of Different T1 Time Slot Allocation.....	2-27
2-15	RSTATE—Rx Internal State (Transparent Mode) .....	2-28
3-1	Command Register (CR).....	3-1
4-1	Circular Interrupt Table in External Memory .....	4-1
4-2	SCC Event Register .....	4-4
4-3	SCCM Register .....	4-5
4-4	Interrupt Table Entry.....	4-5
4-5	Channel Interrupt Flow .....	4-8
5-1	Receive Buffer Descriptor (RxBd) .....	5-1
5-2	Nonoctet Alignment Data .....	5-4
5-3	Transmit Buffer Descriptor (TxBD) .....	5-5
5-4	Relation between PAD and NOF .....	5-6
5-5	MC68MH360 Internal Memory.....	5-8
5-6	SCC2 Parameter RAM Overlap Example.....	5-8

## ILLUSTRATIONS

Figure Number	Title	Page Number
5-7	MC68MH360 SCC1 Parameter RAM Usage .....	5-10
5-8	MC68MH360 SCC2 Parameter RAM Usage .....	5-11
5-9	MC68MH360 SCC3 Parameter RAM Usage .....	5-12
5-10	MC68MH360 SCC4 Parameter RAM Usage .....	5-13
5-11	MPC860MH Internal Memory .....	5-14
5-12	MPC860MH SCC1 Parameter RAM Usage .....	5-16
5-13	MPC860MH SCC2 Parameter RAM Usage .....	5-17
5-14	MPC860MH SCC3 Parameter RAM Usage .....	5-18
5-15	MPC860MH SCC4 Parameter RAM Usage .....	5-19
9-1	Two-Bit Subchannel Implementation without MSC Microcode .....	9-2
9-2	Two-Bit Subchannel Implementation with MSC Microcode .....	9-3
9-3	Time Slot Assignment Table Showing MSC Configuration .....	9-4
9-4	Example for Eight 2-Bit Subchannels .....	9-6
9-5	MPC860MH Internal Memory Map with MSC Microcode Enabled .....	9-7
A-1	Time Slot Assignment Table .....	A-1
A-2	Time Slot Assignment Table for 64-Channel Common Rx and Tx Mapping .....	A-2
A-3	CHAMR—Channel Mode Register (HDLC) .....	A-3
A-4	Interrupt Table Entry and INTMSK (HDLC) .....	A-3
A-5	TSTATE (HDLC) .....	A-3
A-6	RSTATE (HDLC) .....	A-3
A-7	CHAMR—Channel Mode Register (Transparent Mode) .....	A-4
A-8	INTMSK and Interrupt Table Entry (Transparent Mode) .....	A-4
A-9	TSTATE (Transparent Mode) .....	A-4
A-10	RSTATE (Transparent Mode) .....	A-4
A-11	Command Register .....	A-4
A-12	SCC Event (SCCE) Register .....	A-5
A-13	SCCM Register .....	A-5
A-14	Receive Buffer Descriptor (RxBd) .....	A-5
A-15	Transmit Buffer Descriptor (TxBD) .....	A-5
C-1	IDL2 Bus Structure for a Connection to the QMC Bus .....	C-2
C-2	IDL and SCP Connections between the QUICC32 and the S/T Interface .....	C-3
C-3	IDL and SCP Connections between the QUICC32 and the U Interface .....	C-4
C-4	FSC Generation from a 2.048-MHz Clock—Block Diagram .....	C-6
C-5	FSC Generation from a 2.048-MHz Clock—Timing .....	C-6
C-6	Connection between Four S/T Interfaces and the QUICC32 .....	C-7
C-7	Timing Diagram for an Activation Initiated by the NT .....	C-9
C-8	Timing Diagram for an Activation Initiated by the TE .....	C-10
C-9	Timing Diagram for a Deactivation (Always Initiated by the NT) .....	C-11
C-10	Connection between Four U Interfaces and the QUICC32 .....	C-13



## TABLES

Table Number	Title	Page Number
i	Acronyms and Abbreviated Terms .....	xiii
2-1	Global Multichannel Parameters.....	2-5
2-2	Time Slot Assignment Table Entry Fields for Receive Section .....	2-9
2-3	Time Slot Assignment Table Entry Fields for Transmit Section.....	2-9
2-4	Channel-Specific HDLC Parameters .....	2-14
2-5	CHAMR Field Descriptions (HDLC).....	2-16
2-6	TSTATE Field Descriptions for MH360 (HDLC).....	2-17
2-7	TSTATE Field Descriptions for 860MH (HDLC).....	2-18
2-8	RSTATE Field Descriptions for MH360 (HDLC) .....	2-19
2-9	RSTATE Field Descriptions for 860MH (HDLC) .....	2-20
2-10	Channel-Specific Transparent Parameters .....	2-20
2-11	CHAMR Bit Settings (Transparent Mode).....	2-22
2-12	TSTATE Field Descriptions for MH360 (Transparent Mode).....	2-23
2-13	TSTATE Field Descriptions for 860MH (Transparent Mode).....	2-23
2-14	RSTATE Field Descriptions for MH360 (Transparent Mode).....	2-28
2-15	RSTATE Field Descriptions for 860MH (Transparent Mode).....	2-29
4-1	SCC Event Register Field Descriptions .....	4-4
4-2	Interrupt Table Entry Field Descriptions .....	4-5
5-1	Receive Buffer Descriptor (RxB D) Field Descriptions .....	5-1
5-2	Transmit Buffer Descriptor (TxBD) Field Descriptions.....	5-5
5-3	MC68360 Functions Available .....	5-9
5-4	MPC860MH Functions Available .....	5-15
6-1	Transmit Buffer Descriptor Field Descriptions .....	6-1
6-2	SICR Bit Settings .....	6-2
6-3	SIGMR Bit Settings .....	6-4
6-4	GSMR_H Bit Settings .....	6-4
6-5	GSMR_L Bit Settings .....	6-5
6-6	CHAMR Bit Settings .....	6-9
6-7	Pointer Registers .....	6-18
6-8	State Registers.....	6-18
8-1	Common QMC Configurations.....	8-1
8-2	CPM Performance Table.....	8-2
8-3	QMC Actions in Tx Buffer Switch.....	8-5
8-4	Simulated Latencies .....	8-6



## TABLES

<b>Table Number</b>	<b>Title</b>	<b>Page Number</b>
9-1	Time Slot Assignment Table Entry Fields for Receive (MSC) .....	9-4
9-2	Time Slot Assignment Table Entry Fields for Transmit (MSC).....	9-5
B-1	CPU Performance .....	B-1
C-1	TCLK Frequencies Selected by BR13[5] and BR7[2] .....	C-5



## About This Book

---

This document is a supplement to the *MC68360 Quad Integrated Communications Controller User's Manual* (MC68360UM/AD) and the *MPC860 PowerQUICC User's Manual* (MPC860UM/AD). It replaces the MC68MH360 Reference Manual (MC68MH360RM/AD).

To locate any published errata or updates for this document, refer to the website at <http://www.mot.com/netcomm>.

### Audience

This manual is intended for system software and hardware developers. It is assumed that the reader understands basic concepts of time-division-multiplexed processors and how the MPC860 CPM operates.

### Organization

Following is a summary and a brief description of the major sections of this manual:

- Chapter 1, “Overview,” gives an introduction to the QMC (QUICC multichannel controller) protocol including some example applications.
- Chapter 2, “QMC Memory Organization,” describes the operation specific to the QMC protocol.
- Chapter 3, “QMC Commands,” discusses the transmit and receive commands.
- Chapter 4, “QMC Exceptions,” describes QMC interrupt handling.
- Chapter 5, “Buffer Descriptors,” describes the contents of the receive and transmit buffer descriptors for the QMC protocol and discusses the placement of QMC and non-QMC buffer descriptors in internal and external memory.
- Chapter 6, “QMC Initialization,” discusses the essential steps to initialize QMC after a hard reset.
- Chapter 7, “Features Deleted in MC68MH360,” lists the features deleted from the MH360.
- Chapter 8, “Performance,” provides a performance table for common configurations supported by the 860MH and/or MH360; covers general guidelines and examples for determining the serial bit rate and CPM loading on a given system; and discusses system bus utilization and arbitration.





- Chapter 9, “Multi-Subchannel (MSC) Microcode,” provides the MSC microcode features and operation, and discusses how to program the MSC protocol.
- Appendix A, “68360 Bit Numbering,” shows the bit numbering used for the 68360.
- Appendix B, “Frequently-Asked Questions,” provides a list of common questions and solutions for the MH360 and 860MH.
- Appendix C, “Connecting S/T or U Interfaces to QUICC32,” shows how multiple MC145574 (S/T interface) or MC145572 (U interface) can be connected to a QUICC32. It describes the level-1 connections and explains the data flow through the devices.
- This manual also includes an index.

## Additional Reading

This section provides a brief list of additional reading that supplements the information in this manual.

The following materials are available from the Motorola Literature Distribution Centers listed on the back cover of this manual; the document order numbers are included in parentheses for ease in ordering:

- *MPC860 PowerQUICC User’s Manual* (MPC860UM/AD)
- *MC68360 Quad Integrated Communications Controller User’s Manual, Rev. 1* (M68360UM/AD)
- *M68000 Family Programmer’s Reference Manual, Rev. 1* (M68000PM/AD)

## Conventions

This document uses the following notational conventions:

ACTIVE_HIGH	Names for signals that are active high are shown in uppercase text without an overbar. Active-high signals are referred to as asserted when they are high and negated when they are low.
<u>ACTIVE_LOW</u>	A bar over a signal name indicates that the signal is active low. Active-low signals are referred to as asserted (active) when they are low and negated when they are high.
0x0F	Hexadecimal numbers
0b0011	Binary numbers
REG[FIELD]	Abbreviations or acronyms for registers are shown in uppercase text. Specific bit fields or ranges are shown in brackets.
<b>Field name</b>	Entries in boldface must be initialized by the user.

## Acronyms and Abbreviations

Table i contains acronyms and abbreviations that are used in this document.

**Table i. Acronyms and Abbreviated Terms**

Term	Meaning
BD	Buffer descriptor
bps	Bits per second
BRI	Basic rate interface
BRG	Baud rate generator
CPM	Communications processor module
CR	Command register
DCL	Data clock signal
FSC	Frame sync signal
GSM	Global system for mobile communications
GOV	Global receiver overrun (global error)
GUN	Global transmitting underrun (global error)
HDLC	High-level data link control
I <sup>2</sup> C	Interprocessor-integrated controller channel
MSC	Multi-subchannel microcode
NMSI	Nonmultiplexed serial interface
QMC	QUICC multichannel controller
QUICC	QUad integrated communication controller
RCCR	RISC controller configuration register
RxBD	Receive buffer descriptor
SCC	Serial communication controller
SCCE	SCC event register
SI	Serial interface routing
SS-7	Signaling system 7
TDM	Time-division multiplexing
TSA	Time slot assigner
TSO	Time slot zero
TxBD	Transmit buffer descriptor



# Chapter 1

## Overview

This chapter gives an overview of the QMC protocol including some example applications.

### 1.1 The QMC (QUICC Multichannel Controller)

The QMC protocol emulates up to 64 logical channels within one SCC (serial communication controller) using the same time-division-multiplexed (TDM) physical interface. This multichannel protocol is implemented using the CPM ROM space and additional hardware; it is not a downloadable microcode.

The standard QUICC family members (MC68360<sup>1</sup>, MPC860<sup>2</sup>, etc.) work in TDM applications but can only support one logical channel per SCC. The parts currently supporting the QMC protocol are a superset to the following devices:

- MC68MH360 is a superset of the MC68EN360<sup>3</sup>
- MPC860MH is a superset of the MPC860EN
- MPC860DH is a superset of the MPC860DE

The QMC parts are pin-compatible with their respective family members. With minor adjustments, they can be used in identical applications such as primary rate ISDN support.

### 1.2 Introduction

Ideal for E1/T1 applications, the QMC protocol can multiplex any 64-channel combination of subgroups to one TDM interface.

Each of the channels can be separately programmed either to perform HDLC formatting/deframing or to act as a transparent channel.

Both of the SI serial interfaces (for example, TDM<sub>a</sub> or TDM<sub>b</sub>) can be dedicated to the QMC protocol. The SI transfers the whole frame to an SCC<sup>4</sup>. Using the CPM RISC, the SCC

---

<sup>1</sup>MC68360 is trademarked as the QUICC.


<sup>2</sup>MPC860 is trademarked as the PowerQUICC.

<sup>3</sup>On the MC68MH360, protocol support for Centronics and BISYNC have been removed to create space for the QMC microcode.

<sup>4</sup>This is the normal operating mode; however, it is possible to split the TDM stream over several SCCs.

works transparently, not participating in any QMC protocol functions. The SCC only performs the parallel-to-serial conversion and adds elasticity through its FIFO memory. The CPM, with its special enhanced microcode and additional dedicated hardware for framing and masking support, does all of the protocol processing for each of the 64 channels. Note that it is executed without intervention from the on-board CPU. Figure 1-1 illustrates the QMC's multichannel capability. Note that each SCC can support up to 64 channels from the TDM; however, there are limitations depending on the device used. This is summarized in Section 1.3, "QMC Features."

Each SCC can work in QMC mode, either alone or together in any combination. The larger FIFO of SCC1 yields the best performance and is therefore recommended for QMC operation. One TDM connection can be routed to one or more SCCs operating in QMC mode, with each SCC operating on different time slots. It is possible to use both TDMs for QMC with combined routing to one SCC or to separate SCCs. When using two TDMs connected to one SCC, restrictions such as using common clocks and sync inputs apply; it is also important to avoid collisions by separating the serial interface (SI) routing.



**Figure 1-1. QMC Channel Addressing Capability**

## 1.3 QMC Features

- MC68MH360-specific features
  - Up to 32 independent communication channels
  - Arbitrary mapping of any of 0–31 channels to any of 0–31 TDM time slot
  - Can support arbitrary mapping of any of 0–31 channels to any of 0–63 TDM time slots in case of common Rx and Tx mapping
  - Up to three additional HDLC 64-Kbps channels at 25-MHz system clock
  - Simultaneous Ethernet support at 33-MHz system clock
  - Up to 64 DMA channels with linear buffer array
- MPC860MH/DH-specific features
  - Up to 64 independent communication channels
  - Arbitrary mapping of any of 0–63 channels to any of 0–63 TDM time slots
  - Supports arbitrary mapping of any of 0–63 channels to any of 0–127 TDM time slots in case of common Rx and Tx mapping
  - Two simultaneous 32-channel E1 links at 50-MHz system clock
  - Up to 128 DMA channels with linear buffer array
- Common features
  - Independent mapping for receive/transmit
  - Supports either transparent or HDLC protocols for each channel
  - Interrupt circular buffer with programmable size and overflow identification
  - Global loop mode
  - Individual channel loop mode through the SI
  - Programmable frame length (via SI)
- Serial interface
  - Serial-multiplexed (full duplex) input/output 2048-, 1544-, or 1536-Kbps PCM highways
  - Compatible with T1/DS1 24-channel and CEPT E1 32-channel PCM highway, ISDN basic rate, ISDN primary rate and user-defined
  - Subchanneling on each time slot
  - Allows independent transmit and receive routing, frame syncs, and clocking
  - Concatenation of any, not necessarily consecutive, time slots to channels independently for receive/transmit
  - Supports H0, H11, and H12 ISDN channels
  - Allows dynamic allocation of channels



- System interface
  - On-chip bus arbitration for serial DMAs with no performance penalty
  - Efficient bus usage (no bus usage for nonactive channels and active channels that have nothing to transmit)
  - Efficient control of the interrupts to the CPU
  - Supports external buffer descriptors table
  - Uses on-chip enlarged dual-ported RAM for parameter storage

## 1.4 The Time Slot Assigner and the QMC

The time slot assigner (TSA) in the MH devices is no different from the other versions. This section discusses the new possibilities when using the TSA in combination with the QMC.

The QMC protocol can be executed in nonmultiplexed serial interface (NMSI) mode, but the usual operating mode takes advantage of the programmable time slot assigner.

A frame synchronization pulse alerts the time slot assigner to start counting clock pulses. The user programs what bits are routed to the different internal serial channels. The TSA is an intelligent multiplexer that restarts its sequence on every frame synchronization pulse.

External strobe signals allow other devices that do not have built-in time slot assigner functions to participate in the TDM interface. This is very useful when interfacing to the MC68302 or other telecommunication devices like codecs.

The time slot assigner is not limited to standard TDM lines. It is a flexible, programmable device that allows the user to route any combination of bits and bytes to any channel. For example, the user can transmit 3 bits from SCC2, skip 12 bytes, and then transmit another 17 bits from SCC1. This routing must be programmed into the TSA memory. The complexity of the routing is limited only by the number of program entries in the TSA.

Ideal for TDM bridging applications, the MC68MH360 and MPC860MH have two independent time slot assigners and physical interfaces. A complete set of independent receive and transmit clock signals, as well as independent synchronization signals, are available for each TDM.

## 1.5 The Serial Interface (SI)

Functions such as frame synchronization, loopback, echo, and inverted signals are performed in the serial interface and cannot be achieved in NMSI mode. It is recommended to use the serial interface even if only one SCC is used for the TDM bus.

### 1.5.1 Synchronization

Independent receive and transmit clocks and frame synchronization signals control the data transfer. In NMSI operation, synchronization occurs only once to initiate a transfer using the CD (receive) and CTS (transmit) signals in pulse mode. If any noise corrupts either signal, the QMC will be out of synchronization until the whole protocol is restarted.

In contrast, the more robust SI performs a synchronization on each frame, limiting the damage from noise error on the clock or synchronization lines. Noisy channels can be restarted individually without interrupting other channels. For more details about possible errors in the TDM interface, see Section 1.8, “SI RAM Errors.”

### 1.5.2 Loopback Mode

The loopback from a transmitter to a receiver is implemented on a per channel basis for every logical channel. A common transmit and receive clock as well as a common frame synchronization pulse must be provided for loopback mode to work. The loopback is done on a fixed time slot, meaning that if one logical channel transmits on time slot 17, the loopback occurs through time slot 17 also, whether it is same logical channel or not that receives the incoming data. The reason for this restriction is that no buffering is performed after a channel is processed by the transmitter, or before it reaches the receiver.

Previously reserved, bit 15 of each entry in the SI-RAM is now the loopback bit controlling the loopback for the corresponding time slot. It is important to have each individual time slot as an entry in the SI-RAM for proper loopback on each individual channel.

### 1.5.3 Echo Mode

The SI can be programmed to echo incoming data. In this mode, the complete TDM link is retransmitted from the incoming L1RXDx to the L1TXDx pin on a bit-by-bit basis. The receiver section of the selected SCC can operate normally and also receive the incoming bit stream. This is also known as global echo mode on the whole link. Individual time slot echo is not possible with QMC without software intervention.


### 1.5.4 Inverted Signals

For each SCC, the DPLL can be used to invert the bitstream of the transmitter before the signal reaches the pin. This is not a bit-order inversion, but a logical level inversion. The DPLL can also invert the incoming data before it is forwarded to the receiver section. A logical inversion on a per channel basis is not possible in the QMC without external hardware. To invert a specific channel, the SI can be programmed to send a strobe signal at the channel’s corresponding time slot, assuming the SCC is operating in QMC mode. This strobe can then be connected to an external XOR gate to perform the inversion.

## 1.6 QMC Serial Routing and Example Applications


The QMC protocol provides multiple logical channels from a single SCC. The SCC channel dedicated to operate the QMC protocol should have all the relevant bits or time slots routed to it. Individual logical channels are selected by a combination of signals routed through the TDM and tables within the QMC protocol. Contrasting a non-QMC example application with QMC implementations highlights benefits of the multichannel protocol.

Figure 1-2 shows an Ethernet-to-BRI bridge using an MC68EN360, a non-QMC device. The configuration shows the Ethernet routed via an NMSI interface to SCC1. The ISDN BRI is routed via the TSA over an IDL2<sup>1</sup> interface to SCC2–SCC4 for the 2 B + D (B1, B2, and D) channels. The first byte of the frame (B1) is routed to SCC2, the second byte (B2) to SCC3, and then the next two bits (the D channel) to SCC4. In this example, SMC2 is used to connect to a PC over RS232. The internal routing is illustrated in Figure 1-3. Note that three SCCs are required to implement the ISDN BRI. This uses all the MC68EN360's serial channels without efficient use of the CPM bandwidth.




**Figure 1-2. Ethernet-to-BRI Bridge Using MC68EN360**

<sup>1</sup>The IDL2 interface is a full duplex ISDN interface used to interface to a physical layer device, such as the Motorola ISDN S/T transceiver MC145474.




**Figure 1-3. Internal Routing for Ethernet-to-BRI Bridge Using MC68EN360**

The following example shows how an MC68MH360 can implement the BRI using only one SCC, leaving SCC3 and SCC4 available to run other protocols such as frame relay over HDLC and another Ethernet link, on SCC1, to the LAN. The QMC protocol allows all three channels B1, B2, and D to be routed to SCC2 using the TSA. The first byte (B1) is routed to logical channel 1, the second byte (B2) to logical channel 2, and the third byte to logical channel 3, of which only the first 2 bits represent the D channel as illustrated in Figure 1-4 and Figure 1-5. This routing is defined in the QMC time slot assignment tables. The first advantage of the QMC protocol is that it releases SCCs to run other protocols. The second advantage is highlighted in the next example.




**Figure 1-4. Ethernet-to-BRI Bridge Using MC68MH360**




**Figure 1-5. Internal Routing for Ethernet-to-BRI Bridge Using MC68MH360**

Figure 1-6 and Figure 1-7 show how to build a PRI ISDN-to-Ethernet bridge using an MPC860MH. SCC1 is used for the Ethernet channel. SCC2 is configured for QMC mode in which each of the 30 B channels and the D channel are routed to separate logical channels. The true advantage of the QMC protocol is the ability to route multiple channels to a single SCC.



**Figure 1-6. Ethernet-to-PRI Bridge Using MPC860MH**



**Figure 1-7. Internal Routing for Ethernet-to-PRI Bridge Using MPC860**