



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MPC7448

RISC Microprocessor

Hardware Specifications

This document is primarily concerned with the MPC7448, which is targeted at networking and computing systems applications. This document describes pertinent electrical and physical characteristics of the MPC7448. For information regarding specific MPC7448 part numbers covered by this document and part numbers covered by other documents, refer to [Section 11, “Part Numbering and Marking.”](#) For functional characteristics of the processor, refer to the *MPC7450 RISC Microprocessor Family Reference Manual*.

To locate any published updates for this document, refer to the website listed on the back cover of this document.

Contents

| | |
|--|----|
| 1. Overview | 1 |
| 2. Features | 3 |
| 3. Comparison with the MPC7447A, MPC7447, MPC7445, and MPC7441 | 7 |
| 4. General Parameters | 9 |
| 5. Electrical and Thermal Characteristics | 9 |
| 6. Pin Assignments | 24 |
| 7. Pinout Listings | 25 |
| 8. Package Description | 29 |
| 9. System Design Information | 35 |
| 10. Document Revision History | 55 |
| 11. Part Numbering and Marking | 57 |

1 Overview

The MPC7448 is the sixth implementation of fourth-generation (G4) microprocessors from Freescale. The MPC7448, built on Power Architecture™ technology, implements the PowerPC™ instruction set architecture version 1.0 and is targeted at networking and computing systems applications. The MPC7448 consists of a processor core and a 1-Mbyte L2.

[Figure 1](#) shows a block diagram of the MPC7448. The core is a high-performance superscalar design supporting a double-precision floating-point unit and a SIMD multimedia unit. The memory storage subsystem supports the MPX bus protocol and a subset of the 60x bus protocol to main memory and other system resources.




Figure 1. MPC7448 Block Diagram

MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4

2 Features

This section summarizes features of the MPC7448 implementation.

Major features of the MPC7448 are as follows:

- High-performance, superscalar microprocessor
 - Up to four instructions can be fetched from the instruction cache at a time.
 - Up to three instructions plus a branch instruction can be dispatched to the issue queues at a time.
 - Up to 12 instructions can be in the instruction queue (IQ).
 - Up to 16 instructions can be at some stage of execution simultaneously.
 - Single-cycle execution for most instructions
 - One instruction per clock cycle throughput for most instructions
 - Seven-stage pipeline control
- Eleven independent execution units and three register files
 - Branch processing unit (BPU) features static and dynamic branch prediction
 - 128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the instruction queue a cycle sooner than it can be made available from the instruction cache. Typically, a fetch that hits the BTIC provides the first four instructions in the target stream.
 - 2048-entry branch history table (BHT) with 2 bits per entry for four levels of prediction—not taken, strongly not taken, taken, and strongly taken
 - Up to three outstanding speculative branches
 - Branch instructions that do not update the count register (CTR) or link register (LR) are often removed from the instruction stream.
 - Eight-entry link register stack to predict the target address of Branch Conditional to Link Register (**bclr**) instructions
 - Four integer units (IUs) that share 32 GPRs for integer operands
 - Three identical IUs (IU1a, IU1b, and IU1c) can execute all integer instructions except multiply, divide, and move to/from special-purpose register instructions.
 - IU2 executes miscellaneous instructions, including the CR logical operations, integer multiplication and division instructions, and move to/from special-purpose register instructions.
 - Five-stage FPU and 32-entry FPR file
 - Fully IEEE Std. 754™-1985-compliant FPU for both single- and double-precision operations
 - Supports non-IEEE mode for time-critical operations
 - Hardware support for denormalized numbers
 - Thirty-two 64-bit FPRs for single- or double-precision operands

- Four vector units and 32-entry vector register file (VRs)
 - Vector permute unit (VPU)
 - Vector integer unit 1 (VIU1) handles short-latency AltiVec™ integer instructions, such as vector add instructions (for example, **vaddsbs**, **vaddshs**, and **vaddsws**).
 - Vector integer unit 2 (VIU2) handles longer-latency AltiVec integer instructions, such as vector multiply add instructions (for example, **vmhaddshs**, **vmhraddshs**, and **vmladduhm**).
 - Vector floating-point unit (VFPU)
- Three-stage load/store unit (LSU)
 - Supports integer, floating-point, and vector instruction load/store traffic
 - Four-entry vector touch queue (VTQ) supports all four architected AltiVec data stream operations
 - Three-cycle GPR and AltiVec load latency (byte, half word, word, vector) with one-cycle throughput
 - Four-cycle FPR load latency (single, double) with one-cycle throughput
 - No additional delay for misaligned access within double-word boundary
 - A dedicated adder calculates effective addresses (EAs).
 - Supports store gathering
 - Performs alignment, normalization, and precision conversion for floating-point data
 - Executes cache control and TLB instructions
 - Performs alignment, zero padding, and sign extension for integer data
 - Supports hits under misses (multiple outstanding misses)
 - Supports both big- and little-endian modes, including misaligned little-endian accesses
- Three issue queues, FIQ, VIQ, and GIQ, can accept as many as one, two, and three instructions, respectively, in a cycle. Instruction dispatch requires the following:
 - Instructions can only be dispatched from the three lowest IQ entries—IQ0, IQ1, and IQ2.
 - A maximum of three instructions can be dispatched to the issue queues per clock cycle.
 - Space must be available in the CQ for an instruction to dispatch (this includes instructions that are assigned a space in the CQ but not in an issue queue).
- Rename buffers
 - 16 GPR rename buffers
 - 16 FPR rename buffers
 - 16 VR rename buffers
- Dispatch unit
 - Decode/dispatch stage fully decodes each instruction
- Completion unit
 - Retires an instruction from the 16-entry completion queue (CQ) when all instructions ahead of it have been completed, the instruction has finished executing, and no exceptions are pending
 - Guarantees sequential programming model (precise exception model)

- Monitors all dispatched instructions and retires them in order
- Tracks unresolved branches and flushes instructions after a mispredicted branch
- Retires as many as three instructions per clock cycle
- Separate on-chip L1 instruction and data caches (Harvard architecture)
 - 32-Kbyte, eight-way set-associative instruction and data caches
 - Pseudo least-recently-used (PLRU) replacement algorithm
 - 32-byte (eight-word) L1 cache block
 - Physically indexed/physical tags
 - Cache write-back or write-through operation programmable on a per-page or per-block basis
 - Instruction cache can provide four instructions per clock cycle; data cache can provide four words per clock cycle
 - Caches can be disabled in software.
 - Caches can be locked in software.
 - MESI data cache coherency maintained in hardware
 - Separate copy of data cache tags for efficient snooping
 - Parity support on cache
 - No snooping of instruction cache except for **icbi** instruction
 - Data cache supports AltiVec LRU and transient instructions
 - Critical double- and/or quad-word forwarding is performed as needed. Critical quad-word forwarding is used for AltiVec loads and instruction fetches. Other accesses use critical double-word forwarding.
- Level 2 (L2) cache interface
 - On-chip, 1-Mbyte, eight-way set-associative unified instruction and data cache
 - Cache write-back or write-through operation programmable on a per-page or per-block basis
 - Parity support on cache tags
 - ECC or parity support on data
 - Error injection allows testing of error recovery software
- Separate memory management units (MMUs) for instructions and data
 - 52-bit virtual address, 32- or 36-bit physical address
 - Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments
 - Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and memory coherency enforced/memory coherency not enforced on a page or block basis
 - Separate IBATs and DBATs (eight each) also defined as SPRs
 - Separate instruction and data translation lookaside buffers (TLBs)
 - Both TLBs are 128-entry, two-way set-associative and use an LRU replacement algorithm.
 - TLBs are hardware- or software-reloadable (that is, a page table search is performed in hardware or by system software on a TLB miss).

- Efficient data flow
 - Although the VR/LSU interface is 128 bits, the L1/L2 bus interface allows up to 256 bits.
 - The L1 data cache is fully pipelined to provide 128 bits/cycle to or from the VRs.
 - The L2 cache is fully pipelined to provide 32 bytes per clock every other cycle to the L1 caches.
 - As many as 16 out-of-order transactions can be present on the MPX bus.
 - Store merging for multiple store misses to the same line. Only coherency action taken (address-only) for store misses merged to all 32 bytes of a cache block (no data tenure needed).
 - Three-entry finished store queue and five-entry completed store queue between the LSU and the L1 data cache
 - Separate additional queues for efficient buffering of outbound data (such as castouts and write-through stores) from the L1 data cache and L2 cache
- Multiprocessing support features include the following:
 - Hardware-enforced, MESI cache coherency protocols for data cache
 - Load/store with reservation instruction pair for atomic memory references, semaphores, and other multiprocessor operations
- Power and thermal management
 - Dynamic frequency switching (DFS) feature allows processor core frequency to be halved or quartered through software to reduce power consumption.
 - The following three power-saving modes are available to the system:
 - Nap—Instruction fetching is halted. Only the clocks for the time base, decremter, and JTAG logic remain running. The part goes into the doze state to snoop memory operations on the bus and then back to nap using a $\overline{QREQ}/\overline{QACK}$ processor-system handshake protocol.
 - Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the PLL in a locked and running state. All internal functional units are disabled.
 - Deep sleep—When the part is in the sleep state, the system can disable the PLL. The system can then disable the SYSCLK source for greater system power savings. Power-on reset procedures for restarting and relocking the PLL must be followed upon exiting the deep sleep state.
 - Instruction cache throttling provides control of instruction fetching to limit device temperature.
 - A new temperature diode that can determine the temperature of the microprocessor
- Performance monitor can be used to help debug system designs and improve software efficiency.
- In-system testability and debugging features through JTAG boundary-scan capability
- Testability
 - LSSD scan design
 - IEEE Std. 1149.1™ JTAG interface

- Reliability and serviceability
 - Parity checking on system bus
 - Parity checking on the L1 caches and L2 data tags
 - ECC or parity checking on L2 data

3 Comparison with the MPC7447A, MPC7447, MPC7445, and MPC7441

Table 1 compares the key features of the MPC7448 with the key features of the earlier MPC7447A, MPC7447, MPC7445, and MPC7441. All are based on the MPC7450 RISC microprocessor and are architecturally very similar. The MPC7448 is identical to the MPC7447A, but the MPC7448 supports 1 Mbyte of L2 cache with ECC and the use of dynamic frequency switching (DFS) with more bus-to-core ratios.

Table 1. Microarchitecture Comparison

| Microarchitectural Specs | MPC7448 | MPC7447A | MPC7447 | MPC7445 | MPC7441 |
|---|---------|----------|-----------------------|---------|---------|
| Basic Pipeline Functions | | | | | |
| Logic inversions per cycle | | | 18 | | |
| Pipeline stages up to execute | | | 5 | | |
| Total pipeline stages (minimum) | | | 7 | | |
| Pipeline maximum instruction throughput | | | 3 + branch | | |
| Pipeline Resources | | | | | |
| Instruction buffer size | | | 12 | | |
| Completion buffer size | | | 16 | | |
| Renames (integer, float, vector) | | | 16, 16, 16 | | |
| Maximum Execution Throughput | | | | | |
| SFX | | | 3 | | |
| Vector | | | 2 (any 2 of 4 units) | | |
| Scalar floating-point | | | 1 | | |
| Out-of-Order Window Size in Execution Queues | | | | | |
| SFX integer units | | | 1 entry × 3 queues | | |
| Vector units | | | In order, 4 queues | | |
| Scalar floating-point unit | | | In order | | |
| Branch Processing Resources | | | | | |
| Prediction structures | | | BTIC, BHT, link stack | | |
| BTIC size, associativity | | | 128-entry, 4-way | | |
| BHT size | | | 2K-entry | | |
| Link stack depth | | | 8 | | |
| Unresolved branches supported | | | 3 | | |
| Branch taken penalty (BTIC hit) | | | 1 | | |
| Minimum misprediction penalty | | | 6 | | |

Table 1. Microarchitecture Comparison (continued)

| Microarchitectural Specs | MPC7448 | MPC7447A | MPC7447 | MPC7445 | MPC7441 |
|--|---------------------|-----------------|---------|-----------------|---------|
| Execution Unit Timings (Latency-Throughput) | | | | | |
| Aligned load (integer, float, vector) | 3-1, 4-1, 3-1 | | | | |
| Misaligned load (integer, float, vector) | 4-2, 5-2, 4-2 | | | | |
| L1 miss, L2 hit latency with ECC (data/instruction) | 12/16 | — | | | |
| L1 miss, L2 hit latency without ECC (data/instruction) | 11/15 | 9/13 | | | |
| SFX (add, sub, shift, rot, cmp, logicals) | 1-1 | | | | |
| Integer multiply (32 × 8, 32 × 16, 32 × 32) | 4-1, 4-1, 5-2 | | | | |
| Scalar float | 5-1 | | | | |
| VSFX (vector simple) | 1-1 | | | | |
| VCFX (vector complex) | 4-1 | | | | |
| VFPU (vector float) | 4-1 | | | | |
| VPER (vector permute) | 2-1 | | | | |
| MMUs | | | | | |
| TLBs (instruction and data) | 128-entry, 2-way | | | | |
| Tablewalk mechanism | Hardware + software | | | | |
| Instruction BATs/data BATs | 8/8 | 8/8 | 8/8 | 8/8 | 4/4 |
| L1 I Cache/D Cache Features | | | | | |
| Size | 32K/32K | | | | |
| Associativity | 8-way | | | | |
| Locking granularity | Way | | | | |
| Parity on I cache | Word | | | | |
| Parity on D cache | Byte | | | | |
| Number of D cache misses (load/store) | 5/2 | 5/1 | | | |
| Data stream touch engines | 4 streams | | | | |
| On-Chip Cache Features | | | | | |
| Cache level | L2 | | | | |
| Size/associativity | 1-Mbyte/ 8-way | 512-Kbyte/8-way | | 256-Kbyte/8-way | |
| Access width | 256 bits | | | | |
| Number of 32-byte sectors/line | 2 | 2 | | | |
| Parity tag | Byte | Byte | | | |
| Parity data | Byte | Byte | | | |
| Data ECC | 64-bit | — | | | |
| Thermal Control | | | | | |
| Dynamic frequency switching divide-by-two mode | Yes | Yes | No | No | No |
| Dynamic frequency switching divide-by-four mode | Yes | No | No | No | No |
| Thermal diode | Yes | Yes | No | No | No |

4 General Parameters

The following list summarizes the general parameters of the MPC7448:

| | | |
|-------------------|---|-------------------|
| Technology | 90 nm CMOS SOI, nine-layer metal | |
| Die size | 8.0 mm × 7.3 mm | |
| Transistor count | 90 million | |
| Logic design | Mixed static and dynamic | |
| Packages | Surface mount 360 ceramic ball grid array (HCTE) | |
| | Surface mount 360 ceramic land grid array (HCTE) | |
| | Surface mount 360 ceramic ball grid array with lead-free spheres (HCTE) | |
| Core power supply | 1.30 V | (1700 MHz device) |
| | 1.25 V | (1600 MHz device) |
| | 1.20 V | (1420 MHz device) |
| | 1.15 V | (1000 MHz device) |
| I/O power supply | 1.5 V, 1.8 V, or 2.5 V | |

5 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC7448.

5.1 DC Electrical Characteristics

The tables in this section describe the MPC7448 DC electrical characteristics. [Table 2](#) provides the absolute maximum ratings. See [Section 9.2, “Power Supply Design and Sequencing,”](#) for power sequencing requirements.

Table 2. Absolute Maximum Ratings ¹

| Characteristic | | Symbol | Maximum Value | Unit | Notes |
|------------------------------|--------------------------|-----------|-------------------------|------|-------|
| Core supply voltage | | V_{DD} | -0.3 to 1.4 | V | 2 |
| PLL supply voltage | | AV_{DD} | -0.3 to 1.4 | V | 2 |
| Processor bus supply voltage | I/O Voltage Mode = 1.5 V | OV_{DD} | -0.3 to 1.8 | V | 3 |
| | I/O Voltage Mode = 1.8 V | | -0.3 to 2.2 | | 3 |
| | I/O Voltage Mode = 2.5 V | | -0.3 to 3.0 | | 3 |
| Input voltage | Processor bus | V_{in} | -0.3 to $OV_{DD} + 0.3$ | V | 4 |
| | JTAG signals | V_{in} | -0.3 to $OV_{DD} + 0.3$ | V | |
| Storage temperature range | | T_{stg} | - 55 to 150 | •C | |

Notes:

1. Functional and tested operating conditions are given in [Table 4](#). Absolute maximum ratings are stress ratings only and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
2. See [Section 9.2, “Power Supply Design and Sequencing”](#) for power sequencing requirements.
3. Bus must be configured in the corresponding I/O voltage mode; see [Table 3](#).
4. **Caution:** V_{in} must not exceed OV_{DD} by more than 0.3 V at any time including during power-on reset except as allowed by the overshoot specifications. V_{in} may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 2](#).

Figure 2 shows the overshoot and undershoot voltage on the MPC7448.




Figure 2. Overshoot/Undershoot Voltage

The MPC7448 provides several I/O voltages to support both compatibility with existing systems and migration to future systems. The MPC7448 core voltage must always be provided at the nominal voltage (see Table 4). The input voltage threshold for each bus is selected by sampling the state of the voltage select pins at the negation of the signal \overline{HRESET} . The output voltage will swing from GND to the maximum voltage applied to the OV_{DD} power pins. Table 3 provides the input threshold voltage settings. Because these settings may change in future products, it is recommended that $BVSEL[0:1]$ be configured using resistor options, jumpers, or some other flexible means, with the capability to reconfigure the termination of this signal in the future, if necessary.

Table 3. Input Threshold Voltage Setting

| BVSEL0 | BVSEL1 | I/O Voltage Mode ¹ | Notes |
|--------|--------|-------------------------------|-------|
| 0 | 0 | 1.8 V | 2, 3 |
| 0 | 1 | 2.5 V | 2, 4 |
| 1 | 0 | 1.5 V | 2 |
| 1 | 1 | 2.5 V | 4 |

Notes:

- Caution:** The I/O voltage mode selected must agree with the OV_{DD} voltages supplied. See Table 4.
- If used, pull-down resistors should be less than 250 Ω .
- The pin configuration used to select 1.8V mode on the MPC7448 is not compatible with the pin configuration used to select 1.8V mode on the MPC7447A and earlier devices.
- The pin configuration used to select 2.5V mode on the MPC7448 is fully compatible with the pin configuration used to select 2.5V mode on the MPC7447A and earlier devices.

Table 4 provides the recommended operating conditions for the MPC7448 part numbers described by this document; see Section 11.1, “Part Numbers Fully Addressed by This Document,” for more information. See Section 9.2, “Power Supply Design and Sequencing” for power sequencing requirements.

Table 4. Recommended Operating Conditions¹

| Characteristic | | Symbol | Recommended Value | | | | | | | | Unit | Notes |
|------------------------------|--------------------------|-----------|--------------------|-----------|-------------------|-----------|--------------------|-----------|-----------------------|-----------|------|---------|
| | | | 1000 MHz | | 1420 MHz | | 1600 MHz | | 1700 MHz | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Core supply voltage | | V_{DD} | 1.15 V \pm 50 mV | | 1.2 V \pm 50 mV | | 1.25 V \pm 50 mV | | 1.3 V +20/ – 50 mV | | V | 3, 4, 5 |
| PLL supply voltage | | AV_{DD} | 1.15 V \pm 50 mV | | 1.2 V \pm 50 mV | | 1.25 V \pm 50 mV | | 1.3 V +20/ – 50 mV | | V | 2, 3, 4 |
| Processor bus supply voltage | I/O Voltage Mode = 1.5 V | OV_{DD} | 1.5 V \pm 5% | | 1.5 V \pm 5% | | 1.5 V \pm 5% | | 1.5 V \pm 5% | | V | 4 |
| | I/O Voltage Mode = 1.8 V | | 1.8 V \pm 5% | | 1.8 V \pm 5% | | 1.8 V \pm 5% | | 1.8 V \pm 5% | | | 4 |
| | I/O Voltage Mode = 2.5 V | | 2.5 V \pm 5% | | 2.5 V \pm 5% | | 2.5 V \pm 5% | | 2.5 V \pm 5% | | | 4 |
| Input voltage | Processor bus | V_{in} | GND | OV_{DD} | GND | OV_{DD} | GND | OV_{DD} | GND | OV_{DD} | V | |
| | JTAG signals | V_{in} | GND | OV_{DD} | GND | OV_{DD} | GND | OV_{DD} | GND | OV_{DD} | | |
| Die-junction temperature | | T_j | 0 | 105 | 0 | 105 | 0 | 105 | 0 | 105 | •C | 6 |

Notes:

1. These are the recommended and tested operating conditions.
2. This voltage is the input to the filter discussed in Section 9.2.2, “PLL Power Supply Filtering,” and not necessarily the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.
3. Some early devices supported voltage and frequency derating whereby V_{DD} (and AV_{DD}) could be reduced to reduce power consumption. This feature has been superseded and is no longer supported. See Section 5.3, “Voltage and Frequency Derating,” for more information.
4. **Caution:** Power sequencing requirements must be met; see Section 9.2, “Power Supply Design and Sequencing”.
5. **Caution:** See Section 9.2.3, “Transient Specifications” for information regarding transients on this power supply.
6. For information on extended temperature devices, see Section 11.2, “Part Numbers Not Fully Addressed by This Document.”

Table 5 provides the package thermal characteristics for the MPC7448. For more information regarding thermal management, see Section 9.7, “Power and Thermal Management Information.”

Table 5. Package Thermal Characteristics¹

| Characteristic | Symbol | Value | Unit | Notes |
|---|------------------|-------|------|-------|
| Junction-to-ambient thermal resistance, natural convection, single-layer (1s) board | $R_{\theta JA}$ | 26 | •C/W | 2, 3 |
| Junction-to-ambient thermal resistance, natural convection, four-layer (2s2p) board | $R_{\theta JMA}$ | 19 | •C/W | 2, 4 |
| Junction-to-ambient thermal resistance, 200 ft/min airflow, single-layer (1s) board | $R_{\theta JMA}$ | 22 | •C/W | 2, 4 |
| Junction-to-ambient thermal resistance, 200 ft/min airflow, four-layer (2s2p) board | $R_{\theta JMA}$ | 16 | •C/W | 2, 4 |
| Junction-to-board thermal resistance | $R_{\theta JB}$ | 11 | •C/W | 5 |
| Junction-to-case thermal resistance | $R_{\theta JC}$ | < 0.1 | •C/W | 6 |

Notes:

1. Refer to Section 9.7, “Power and Thermal Management Information,” for details about thermal management.
2. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.
3. Per JEDEC JESD51-2 with the single-layer board horizontal
4. Per JEDEC JESD51-6 with the board horizontal
5. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
6. This is the thermal resistance between die and case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature. The actual value of $R_{\theta JC}$ for the part is less than 0.1°C/W.

Table 6 provides the DC electrical characteristics for the MPC7448.

Table 6. DC Electrical Specifications

At recommended operating conditions. See Table 4.

| Characteristic | Nominal Bus Voltage ¹ | Symbol | Min | Max | Unit | Notes |
|---|----------------------------------|----------|-----------------------|-----------------------|------|-------|
| Input high voltage (all inputs) | 1.5 | V_{IH} | $OV_{DD} \times 0.65$ | $OV_{DD} + 0.3$ | V | 2 |
| | 1.8 | | $OV_{DD} \times 0.65$ | $OV_{DD} + 0.3$ | | |
| | 2.5 | | 1.7 | $OV_{DD} + 0.3$ | | |
| Input low voltage (all inputs) | 1.5 | V_{IL} | -0.3 | $OV_{DD} \times 0.35$ | V | 2 |
| | 1.8 | | -0.3 | $OV_{DD} \times 0.35$ | | |
| | 2.5 | | -0.3 | 0.7 | | |
| Input leakage current, all signals except BVSELO, LSSD_MODE, TCK, TDI, TMS, TRST: $V_{in} = OV_{DD}$ $V_{in} = GND$ | — | I_{in} | — | 50 - 50 | μA | 2, 3 |
| Input leakage current, BVSELO, LSSD_MODE, TCK, TDI, TMS, TRST: $V_{in} = OV_{DD}$ $V_{in} = GND$ | — | I_{in} | — | 50 - 2000 | μA | 2, 6 |

Table 6. DC Electrical Specifications (continued)

 At recommended operating conditions. See [Table 4](#).

| Characteristic | | Nominal Bus Voltage ¹ | Symbol | Min | Max | Unit | Notes |
|---|------------|----------------------------------|-----------|------------------|------------|---------|---------|
| High-impedance (off-state) leakage current: $V_{in} = OV_{DD}$ $V_{in} = GND$ | | — | I_{TSI} | — | 50 – 50 | μA | 2, 3, 4 |
| Output high voltage @ $I_{OH} = -5$ mA | | 1.5 | V_{OH} | $OV_{DD} - 0.45$ | — | V | |
| | | 1.8 | | $OV_{DD} - 0.45$ | — | | |
| | | 2.5 | | 1.8 | — | | |
| Output low voltage @ $I_{OL} = 5$ mA | | 1.5 | V_{OL} | — | 0.45 | V | |
| | | 1.8 | | — | 0.45 | | |
| | | 2.5 | | — | 0.6 | | |
| Capacitance, $V_{in} = 0$ V, $f = 1$ MHz | All inputs | | C_{in} | — | 8.0 | pF | 5 |

Notes:

1. Nominal voltages; see [Table 4](#) for recommended operating conditions.
2. All I/O signals are referenced to OV_{DD} .
3. Excludes test signals and IEEE Std. 1149.1 boundary scan (JTAG) signals
4. The leakage is measured for nominal OV_{DD} and V_{DD} , or both OV_{DD} and V_{DD} must vary in the same direction (for example, both OV_{DD} and V_{DD} vary by either +5% or –5%).
5. Capacitance is periodically sampled rather than 100% tested.
6. These pins have internal pull-up resistors.

[Table 7](#) provides the power consumption for the MPC7448 part numbers described by this document; see [Section 11.1, “Part Numbers Fully Addressed by This Document,”](#) for information regarding which part numbers are described by this document. Freescale also offers MPC7448 part numbers that meet lower power consumption specifications by adhering to lower core voltage and core frequency specifications. For more information on these devices, including references to the MPC7448 Hardware Specification Addenda that describe these devices, see [Section 11.2, “Part Numbers Not Fully Addressed by This Document.”](#)

The power consumptions provided in [Table 7](#) represent the power consumption of each speed grade when operated at the rated maximum core frequency (see [Table 8](#)). Freescale sorts devices by power as well as by core frequency, and power limits for each speed grade are independent of each other. Each device is tested at its maximum core frequency only. (Note that Deep Sleep Mode power consumption is independent of clock frequency.) Operating a device at a frequency lower than its rated maximum is fully supported provided the clock frequencies are within the specifications given in [Table 8](#), and a device operated below its rated maximum will have lower power consumption. However, inferences should not be made about a device’s power consumption based on the power specifications of another (lower) speed grade. For example, a 1700 MHz device operated at 1420 MHz may not exhibit the same power consumption as a 1420 MHz device operated at 1420 MHz.

For all MPC7448 devices, the following guidelines on the use of these parameters for system design are suggested. The Full-Power Mode–Typical value represents the sustained power consumption of the device

when running a typical benchmark at temperatures in a typical system. The Full-Power Mode–Thermal value is intended to represent the sustained power consumption of the device when running a typical code sequence at high temperature and is recommended to be used as the basis for designing a thermal solution; see [Section 9.7, “Power and Thermal Management Information”](#) for more information on thermal solutions. The Full-Power Mode–Maximum value is recommended to be used for power supply design because this represents the maximum peak power draw of the device that a power supply must be capable of sourcing without voltage droop. For information on power consumption when dynamic frequency switching is enabled, see [Section 9.7.5, “Dynamic Frequency Switching \(DFS\)”](#).

Table 7. Power Consumption for MPC7448 at Maximum Rated Frequency

| | Die Junction Temperature (T _j) | Maximum Processor Core Frequency (Speed Grade, MHz) | | | | Unit | Notes |
|---------------------------------------|--|---|----------|----------|----------|------|-------|
| | | 1000 MHz | 1420 MHz | 1600 MHz | 1700 MHz | | |
| Full-Power Mode | | | | | | | |
| Typical | 65 °C | 15.0 | 19.0 | 20.0 | 21.0 | W | 1, 2 |
| Thermal | 105 °C | 18.6 | 23.3 | 24.4 | 25.6 | W | 1, 5 |
| Maximum | 105 °C | 21.6 | 27.1 | 28.4 | 29.8 | W | 1, 3 |
| Nap Mode | | | | | | | |
| Typical | 105 °C | 11.1 | 11.8 | 13.0 | 13.0 | W | 1, 6 |
| Sleep Mode | | | | | | | |
| Typical | 105 °C | 10.8 | 11.4 | 12.5 | 12.5 | W | 1, 6 |
| Deep Sleep Mode (PLL Disabled) | | | | | | | |
| Typical | 105 °C | 10.4 | 11.0 | 12.0 | 12.0 | W | 1, 6 |

Notes:

1. These values specify the power consumption for the core power supply (V_{DD}) at nominal voltage and apply to all valid processor bus frequencies and configurations. The values do not include I/O supply power (OV_{DD}) or PLL supply power (AV_{DD}). OV_{DD} power is system dependent but is typically < 5% of V_{DD} power. Worst case power consumption for AV_{DD} < 13 mW. Freescale also offers MPC7448 part numbers that meet lower power consumption specifications; for more information on these devices, see [Section 11.2, “Part Numbers Not Fully Addressed by This Document.”](#)
2. Typical power consumption is an average value measured with the processor operating at its rated maximum processor core frequency (except for Deep Sleep Mode), at nominal recommended V_{DD} (see [Table 4](#)) and 65°C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz. This parameter is not 100% tested but periodically sampled.
3. Maximum power consumption is the average measured with the processor operating at its rated maximum processor core frequency, at nominal V_{DD} and maximum operating junction temperature (see [Table 4](#)) while running an entirely cache-resident, contrived sequence of instructions to keep all the execution units maximally busy.
4. Doze mode is not a user-definable state; it is an intermediate state between full-power and either nap or sleep mode. As a result, power consumption for this mode is not tested.
5. Thermal power consumption is an average value measured at the nominal recommended V_{DD} (see [Table 4](#)) and 105 °C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz. This parameter is not 100% tested but periodically sampled.
6. Typical power consumption for these modes is measured at the nominal recommended V_{DD} (see [Table 4](#)) and 105 °C in the mode described. This parameter is not 100% tested but is periodically sampled.

5.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the MPC7448. After fabrication, functional parts are sorted by maximum processor core frequency as shown in [Section 5.2.1, “Clock AC Specifications,”](#) and tested for conformance to the AC specifications for that frequency. The processor core frequency, determined by the bus (SYSCLK) frequency and the settings of the PLL_CFG[0:5] signals, can be dynamically modified using dynamic frequency switching (DFS). Parts are sold by maximum processor core frequency; see [Section 11, “Part Numbering and Marking,”](#) for information on ordering parts. DFS is described in [Section 9.7.5, “Dynamic Frequency Switching \(DFS\).”](#)

5.2.1 Clock AC Specifications

[Table 8](#) provides the clock AC timing specifications as defined in [Figure 3](#) and represents the tested operating frequencies of the devices. The maximum system bus frequency, f_{SYSCLK} , given in [Table 8](#), is considered a practical maximum in a typical single-processor system. This does not exclude multi-processor systems, but these typically require considerably more design effort to achieve the maximum rated bus frequency. The actual maximum SYSCLK frequency for any application of the MPC7448 will be a function of the AC timings of the microprocessor(s), the AC timings for the system controller, bus loading, circuit board topology, trace lengths, and so forth, and may be less than the value given in [Table 8](#).

Table 8. Clock AC Timing Specifications

At recommended operating conditions. See [Table 4](#).

| Characteristic | | Symbol | Maximum Processor Core Frequency (Speed Grade) | | | | | | | | Unit | Notes |
|---|-------------------|-----------------------|--|------|----------|------|----------|------|----------|------|---------|---------|
| | | | 1000 MHz | | 1420 MHz | | 1600 MHz | | 1700 MHz | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | |
| Processor core frequency | DFS mode disabled | f_{core} | 600 | 1000 | 600 | 1420 | 600 | 1600 | 600 | 1700 | MHz | 1, 8 |
| | DFS mode enabled | f_{core_DF} | 300 | 500 | 300 | 710 | 300 | 800 | 300 | 850 | | 9 |
| VCO frequency | | f_{VCO} | 600 | 1000 | 600 | 1420 | 600 | 800 | 600 | 1700 | MHz | 1, 10 |
| SYSCLK frequency | | f_{SYSCLK} | 33 | 200 | 33 | 200 | 33 | 200 | 33 | 200 | MHz | 1, 2, 8 |
| SYSCLK cycle time | | t_{SYSCLK} | 5.0 | 30 | 5.0 | 30 | 5.0 | 30 | 5.0 | 30 | ns | 2 |
| SYSCLK rise and fall time | | t_{KR}, t_{KF} | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns | 3 |
| SYSCLK duty cycle measured at $OV_{DD}/2$ | | t_{KHKL}/t_{SYSCLK} | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | % | 4 |
| SYSCLK cycle-to-cycle jitter | | | — | 150 | — | 150 | — | 150 | — | 150 | ps | 5, 6 |
| Internal PLL relock time | | | — | 100 | — | 100 | — | 100 | — | 100 | μ s | 7 |

Notes:

- Caution:** The SYSCLK frequency and PLL_CFG[0:5] settings must be chosen such that the resulting SYSCLK (bus) frequency, processor core frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:5] signal description in [Section 9.1.1, “PLL Configuration,”](#) for valid PLL_CFG[0:5] settings.
- Actual maximum system bus frequency is system-dependent. See [Section 5.2.1, “Clock AC Specifications.”](#)
- Rise and fall times for the SYSCLK input measured from 0.4 to 1.4 V
- Timing is guaranteed by design and characterization.
- Guaranteed by design
- The SYSCLK driver’s closed loop jitter bandwidth should be less than 1.5 MHz at –3 dB.
- Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that \overline{HRESET} must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.
- This reflects the maximum and minimum core frequencies when the dynamic frequency switching feature (DFS) is disabled. f_{core_DFS} provides the maximum and minimum core frequencies when operating in a DFS mode.
- This specification supports the Dynamic Frequency Switching (DFS) feature and is applicable only when one of the DFS modes (divide-by-2 or divide-by-4) is enabled. When DFS is disabled, the core frequency must conform to the maximum and minimum frequencies stated for f_{core} .
- Use of the DFS feature does not affect VCO frequency.

Figure 3 provides the SYSCLK input timing diagram.




Figure 3. SYSCLK Input Timing Diagram

5.2.2 Processor Bus AC Specifications

Table 9 provides the processor bus AC timing specifications for the MPC7448 as defined in Figure 4 and Figure 5.

Table 9. Processor Bus AC Timing Specifications¹

At recommended operating conditions. See Table 4.

| Parameter | Symbol ² | All Speed Grades | | Unit | Notes |
|--|--|---------------------------------|---------------------------------|------|------------------|
| | | Min | Max | | |
| Input setup times: A[0:35], AP[0:4] D[0:63], DP[0:7] \overline{AACK} , \overline{ARTRY} , \overline{BG} , $\overline{CKSTP_IN}$, \overline{DBG} , DTI[0:3], \overline{GBL} , TT[0:4], \overline{QACK} , \overline{TA} , \overline{TBEN} , \overline{TEA} , \overline{TS} , EXT_QUAL, $\overline{PMON_IN}$, \overline{SHD} [0:1] BMODE[0:1], BVSEL[0:1] | t_{AVKH} t_{DVKH} t_{IVKH} t_{MVKH} | 1.5 1.5 1.5 1.5 | — — — — | ns | — — — 8 |
| Input hold times: A[0:35], AP[0:4] D[0:63], DP[0:7] \overline{AACK} , \overline{ARTRY} , \overline{BG} , $\overline{CKSTP_IN}$, \overline{DBG} , DTI[0:3], \overline{GBL} , TT[0:4], \overline{QACK} , \overline{TA} , \overline{TBEN} , \overline{TEA} , \overline{TS} , EXT_QUAL, $\overline{PMON_IN}$, \overline{SHD} [0:1] BMODE[0:1], BVSEL[0:1] | t_{AXKH} t_{DXKH} t_{IXKH} t_{MXKH} | 0 0 0 0 | — — — — | ns | — — — 8 |
| Output valid times: A[0:35], AP[0:4] D[0:63], DP[0:7] \overline{BR} , \overline{CI} , \overline{DRDY} , \overline{GBL} , \overline{HIT} , $\overline{PMON_OUT}$, \overline{QREQ} , \overline{TBST} , \overline{TSIZ} [0:2], TT[0:4], \overline{WT} \overline{TS} \overline{ARTRY} , \overline{SHD} [0:1] | t_{KHAV} t_{KHVD} t_{KHOV} t_{KHTSV} t_{KHARV} | — — — — — | 1.8 1.8 1.8 1.8 1.8 | ns | |
| Output hold times: A[0:35], AP[0:4] D[0:63], DP[0:7] \overline{BR} , \overline{CI} , \overline{DRDY} , \overline{GBL} , \overline{HIT} , $\overline{PMON_OUT}$, \overline{QREQ} , \overline{TBST} , \overline{TSIZ} [0:2], TT[0:4], \overline{WT} \overline{TS} \overline{ARTRY} , \overline{SHD} [0:1] | t_{KHAX} t_{KHDX} t_{KHOX} t_{KHTSX} t_{KHARX} | 0.5 0.5 0.5 0.5 0.5 | — — — — — | ns | |
| SYSCLK to output enable | t_{KHOE} | 0.5 | — | ns | 5 |

Table 9. Processor Bus AC Timing Specifications¹ (continued)

At recommended operating conditions. See Table 4.

| Parameter | Symbol ² | All Speed Grades | | Unit | Notes |
|--|---------------------|------------------|-----|--------------|------------|
| | | Min | Max | | |
| SYSClk to output high impedance (all except \overline{TS} , \overline{ARTRY} , $\overline{SHD0}$, $\overline{SHD1}$) | t_{KHOZ} | — | 1.8 | ns | 5 |
| SYSClk to \overline{TS} high impedance after precharge | t_{KHTSPZ} | — | 1 | t_{SYSClk} | 3, 4, 5 |
| Maximum delay to $\overline{ARTRY}/\overline{SHD0}/\overline{SHD1}$ precharge | t_{KHARP} | — | 1 | t_{SYSClk} | 3, 5, 6, 7 |
| SYSClk to $\overline{ARTRY}/\overline{SHD0}/\overline{SHD1}$ high impedance after precharge | t_{KHARPZ} | — | 2 | t_{SYSClk} | 3, 5, 6, 7 |

Notes:

- All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input SYSClk. All output specifications are measured from the midpoint of the rising edge of SYSClk to the midpoint of the signal in question. All output timings assume a purely resistive 50-Ω load (see Figure 4). Input and output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- The symbology used for timing specifications herein follows the pattern of $t_{(signal)(state)(reference)(state)}$ for inputs and $t_{(reference)(state)(signal)(state)}$ for outputs. For example, t_{VKH} symbolizes the time input signals (I) reach the valid state (V) relative to the SYSClk reference (K) going to the high (H) state or input setup time. And t_{KHOV} symbolizes the time from SYSClk(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH) (note the position of the reference and its state for inputs) and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
- t_{SYSClk} is the period of the external clock (SYSClk) in ns. The numbers given in the table must be multiplied by the period of SYSClk to compute the actual time duration (in ns) of the parameter in question.
- According to the bus protocol, \overline{TS} is driven only by the currently active bus master. It is asserted low and precharged high before returning to high impedance, as shown in Figure 6. The nominal precharge width for \overline{TS} is t_{SYSClk} , that is, one clock period. Since no master can assert \overline{TS} on the following clock edge, there is no concern regarding contention with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-impedance behavior is guaranteed by design.
- Guaranteed by design and not tested
- According to the bus protocol, \overline{ARTRY} can be driven by multiple bus masters through the clock period immediately following \overline{AACK} . Bus contention is not an issue because any master asserting \overline{ARTRY} will be driving it low. Any master asserting it low in the first clock following \overline{AACK} will then go to high impedance for a fraction of a cycle, then negated for up to an entire cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for \overline{ARTRY} is $1.0 t_{SYSClk}$; that is, it should be high impedance as shown in Figure 6 before the first opportunity for another master to assert \overline{ARTRY} . Output valid and output hold timing is tested for the signal asserted. The high-impedance behavior is guaranteed by design.
- According to the MPX bus protocol, $\overline{SHD0}$ and $\overline{SHD1}$ can be driven by multiple bus masters beginning two cycles after \overline{TS} . Timing is the same as \overline{ARTRY} , that is, the signal is high impedance for a fraction of a cycle, then negated for up to an entire cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for $\overline{SHD0}$ and $\overline{SHD1}$ is $1.0 t_{SYSClk}$. The edges of the precharge vary depending on the programmed ratio of core to bus (PLL configurations).
- $\overline{BMODE}[0:1]$ and $BVSEL[0:1]$ are mode select inputs. $\overline{BMODE}[0:1]$ are sampled before and after \overline{HRESET} negation. $BVSEL[0:1]$ are sampled before \overline{HRESET} negation. These parameters represent the input setup and hold times for each sample. These values are guaranteed by design and not tested. $\overline{BMODE}[0:1]$ must remain stable after the second sample; $BVSEL[0:1]$ must remain stable after the first (and only) sample. See Figure 5 for sample timing.

Figure 4 provides the AC test load for the MPC7448.




Figure 4. AC Test Load

Figure 5 provides the $\overline{\text{BMODE}}[0:1]$ input timing diagram for the MPC7448. These mode select inputs are sampled once before and once after $\overline{\text{HRESET}}$ negation.




Figure 5. $\overline{\text{BMODE}}[0:1]$ Input Sample Timing Diagram

Figure 6 provides the input/output timing diagram for the MPC7448.




Figure 6. Input/Output Timing Diagram

5.2.3 IEEE Std. 1149.1 AC Timing Specifications

Table 10 provides the IEEE Std. 1149.1 (JTAG) AC timing specifications as defined in Figure 8 through Figure 11.

Table 10. JTAG AC Timing Specifications (Independent of SYSCLK)¹

At recommended operating conditions. See Table 4.

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|--------------------------|----------|----------|------|-------|
| TCK frequency of operation | f_{TCLK} | 0 | 33.3 | MHz | |
| TCK cycle time | t_{TCLK} | 30 | — | ns | |
| TCK clock pulse width measured at 1.4 V | t_{HJL} | 15 | — | ns | |
| TCK rise and fall times | t_{JR} and t_{JF} | — | 2 | ns | |
| \overline{TRST} assert time | t_{TRST} | 25 | — | ns | 2 |
| Input setup times: Boundary-scan data TMS, TDI | t_{DVJH} t_{IVJH} | 4 0 | — — | ns | 3 |
| Input hold times: Boundary-scan data TMS, TDI | t_{DXJH} t_{IXJH} | 20 25 | — — | ns | 3 |
| Valid times: Boundary-scan data TDO | t_{JLDV} t_{JLOV} | 4 4 | 20 25 | ns | 4 |
| Output hold times: Boundary-scan data TDO | t_{JLDX} t_{JLOX} | 30 30 | — — | ns | 4 |
| TCK to output high impedance: Boundary-scan data TDO | t_{JLDZ} t_{JLOZ} | 3 3 | 19 9 | ns | 4, 5 |

Notes:

- All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- Ω load (see Figure 7). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- \overline{TRST} is an asynchronous level sensitive signal. The time is for test purposes only.
- Non-JTAG signal input timing with respect to TCK.
- Non-JTAG signal output timing with respect to TCK.
- Guaranteed by design and characterization.

Figure 7 provides the AC test load for TDO and the boundary-scan outputs of the MPC7448.




Figure 7. Alternate AC Test Load for the JTAG Interface

Figure 8 provides the JTAG clock input timing diagram.




Figure 8. JTAG Clock Input Timing Diagram

Figure 9 provides the $\overline{\text{TRST}}$ timing diagram.




Figure 9. $\overline{\text{TRST}}$ Timing Diagram

Figure 10 provides the boundary-scan timing diagram.




Figure 10. Boundary-Scan Timing Diagram

Figure 11 provides the test access port timing diagram.




Figure 11. Test Access Port Timing Diagram


5.3 Voltage and Frequency Derating

Voltage and frequency derating is no longer supported for part numbers described by this document beginning with datecode 0613. (See [Section 11, “Part Numbering and Marking,”](#) for information on date code markings.) It is supported by some MPC7448 part numbers which target low-power applications; see [Section 11.2, “Part Numbers Not Fully Addressed by This Document”](#) and the referenced MPC7448 Hardware Specification Addenda for more information on these low-power devices. For those devices which previously supported this feature, information has been archived in the *Chip Errata for the MPC7448* (document order no. MPC7448CE).

6 Pin Assignments

Figure 12 (in Part A) shows the pinout of the MPC7448, 360 high coefficient of thermal expansion ceramic ball grid array (HCTE) package as viewed from the top surface. Part B shows the side profile of the HCTE package to indicate the direction of the top surface view.

Part A



Not to Scale

Part B




Figure 12. Pinout of the MPC7448, 360 HCTE Package as Viewed from the Top Surface

7 Pinout Listings

Table 11 provides the pinout listing for the MPC7448, 360 HCTE package. The pinouts of the MPC7448 and MPC7447A are compatible, but the requirements regarding the use of the additional power and ground pins have changed. The MPC7448 requires these pins be connected to the appropriate power or ground plane to achieve high core frequencies; see Section 9.3, “Connection Recommendations,” for additional information. As a result, these pins should be connected in all new designs.

Additionally, the MPC7448 may be populated on a board designed for a MPC7447 (or MPC7445 or MPC7441), provided the core voltage can be made to match the requirements in Table 4 and all pins defined as ‘no connect’ for the MPC7447 are unterminated, as required by the *MPC7457 RISC Microprocessor Hardware Specifications*. The MPC7448 uses pins previously marked ‘no connect’ for the temperature diode pins and for additional power and ground connections. The additional power and ground pins are required to achieve high core frequencies and core frequency will be limited if they are not connected; see Section 9.3, “Connection Recommendations,” for additional information. Because these ‘no connect’ pins in the MPC7447 360 pin package are not driven in functional mode, an MPC7447 can be populated in an MPC7448 board.

NOTE

Caution must be exercised when performing boundary scan test operations on a board designed for an MPC7448, but populated with an MPC7447 or earlier device. This is because in the MPC7447 it is possible to drive the latches associated with the former ‘no connect’ pins in the MPC7447, potentially causing contention on those pins. To prevent this, ensure that these pins are not connected on the board or, if they are connected, ensure that the states of internal MPC7447 latches do not cause these pins to be driven during board testing.

For the MPC7448, pins that were defined as the TEST[0:4] factory test signal group on the MPC7447A and earlier devices have been assigned new functions. For most of these, the termination recommendations for the TEST[0:4] pins of the MPC7447A are compatible with the MPC7448 and will allow correct operation with no performance loss. The exception is BVSEL1 (TEST3 on the MPC7447A and earlier devices), which may require a different termination depending which I/O voltage mode is desired; see Table 3 for more information.

NOTE

This pinout is not compatible with the MPC750, MPC7400, or MPC7410 360 BGA package.