# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




## Octal D Flip-Flop with Clock Enable

The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable ( $\overline{CE}$ ) is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The  $\overline{CE}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

#### Features

- Ideal for Addressable Register Applications
- Clock Enable for Address and Data Synchronization Applications
- Eight Edge-Triggered D Flip-Flops
- Buffered Common Clock
- Outputs Source/Sink 24 mA
- See MC74AC273 for Master Reset Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC374 for 3-State Version
- ACT377 Has TTL Compatible Inputs
- MSL = 1 for all Surface Mount
- Chip Complexity: 292 FETs or 73 Gates
- These are Pb–Free Devices



(Top View)

#### **PIN NAMES**

PIN	FUNCTION			
D <sub>0</sub> -D <sub>7</sub>	Data Inputs			
CE	Clock Enable (Active LOW)			
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs			
CP	Clock Pulse Input			




Figure 2. Logic Symbol



### **ON Semiconductor®**

www.onsemi.com



SOIC-20W DW SUFFIX CASE 751D




TSSOP-20 DT SUFFIX CASE 948E

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

#### **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 7 of this data sheet.



#### MODE SELECT-FUNCTION TABLE


On smalling Maria		Inputs	Outputs		
Operating Mode	СР	CE	D <sub>n</sub>	Q <sub>n</sub>	
Load '1'	L	L	Н	Н	
Load '0'	L	L	L	L	
Hald (Da Matteira)	L	Н	Х	No Change	
Hold (Do Nothing)	х	Н	Х	No Change	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

\_ = LOW-to-HIGH Clock Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

#### MAXIMUM RATINGS

Symbol	Pa	rameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GN	D)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)		–0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GN	D) (Note 1)	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	DC Input Diode Current		±20	mA
I <sub>OK</sub>	DC Output Diode Current		±50	mA
I <sub>OUT</sub>	DC Output Sink/Source Current		±50	mA
I <sub>CC</sub>	DC Supply Current, per Output Pin		±50	mA
I <sub>GND</sub>	DC Ground Current, per Output Pin	±100	mA	
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
ΤL	Lead temperature, 1 mm from Case for	10 Seconds	260	°C
Τ <sub>J</sub>	Junction Temperature Under Bias		140	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	SOIC TSSOP	65.8 110.7	°C/W
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V–0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 2000 > 200 > 1000	V
I <sub>Latchup</sub>	Latchup Performance A	bove V <sub>CC</sub> and Below GND at 85°C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

I<sub>OUT</sub> absolute maximum rating must be observed.
 The package thermal impedance is calculated in accordance with JESD 51–7.
 Tested to EIA/JESD22–A114–A.

4. Tested to EIA/JESD22-A115-A.

Tested to JESD22-C101-A. 5.

6. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Тур	Max	Unit
	Oursely Maltane	ΆC	2.0	5.0	6.0	
V <sub>CC</sub>	Supply Voltage	′ACT	4.5	5.0	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Ref. to GND)		0	-	V <sub>CC</sub>	V
			-	150	-	
t <sub>r</sub> , t <sub>f</sub>	t <sub>r</sub> , t <sub>f</sub> Input Rise and Fall Time (Note 7) 'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	-	40	-	ns/V
		V <sub>CC</sub> @ 5.5 V	-	25	-	
	Input Rise and Fall Time (Note 8)	V <sub>CC</sub> @ 4.5 V	-	10	-	20/1
t <sub>r</sub> , t <sub>f</sub>	'ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	-	8.0	-	ns/V
T <sub>A</sub>	Operating Ambient Temperature Range		-40	25	85	°C
I <sub>ОН</sub>	Output Current – High		-	-	-24	mA
I <sub>OL</sub>	Output Current – Low	-	-	24	mA	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 7.  $V_{in}$  from 30% to 70%  $V_{CC}$ ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 8.  $V_{in}$  from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

#### 74AC – DC CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = -	⊦25°C	T <sub>A</sub> = _40°C to +85°C	Unit	Conditions	
		(V)	Тур	Gua	ranteed Limits			
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.50 2.25 2.75	2.10 3.15 3.85	2.10 3.15 3.85	V V V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.50 2.25 2.75	0.90 1.35 1.65	0.90 1.35 1.65	V V V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V V V	I <sub>OUT</sub> = -50 μA	
		3.0 4.5 5.5	-	2.56 3.86 4.86	2.46 3.76 4.76	V V V	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} & -12 \text{ mA} \\ I_{OH} & -24 \text{ mA} \\ -24 \text{ mA} \end{array}$	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V V V	I <sub>OUT</sub> = 50 μA	
		3.0 4.5 5.5	-	0.36 0.36 0.36	0.44 0.44 0.44	V V V	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} & -12 \text{ mA} \\ I_{OH} & -24 \text{ mA} \\ -24 \text{ mA} \end{array}$	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	V <sub>I</sub> = V <sub>CC</sub> , GND	
I <sub>OLD</sub> I <sub>OHD</sub>	Maximum Input Leakage Current	5.5 5.5	-	-	75 –75	mA mA	V <sub>OLD</sub> = 1.65 V Max V <sub>OHD</sub> = 3.85 V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND	

\*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>.

#### 74AC - AC CHARACTERISTICS For Figures and Waveforms, See Figures 4, 5, and 6.

Symbol	ool Parameter		V <sub>CC</sub> *	T <sub>A</sub> = +	25°C C <sub>L</sub> =	50 pF	$T_{A} = -40^{\circ}C_{L} = 0$	C to +85°C 50 pF	Unit
			(V)	Min	Тур	Мах	Min	Мах	
f <sub>max</sub>	Maximum Clock Frequency		3.3 5.0	90 140	-	-	75 125	-	MHz
t <sub>PLH</sub>	Propagation Delay	CP to Q <sub>n</sub>	3.3 5.0	3.0 2.0	-	13.0 9.0	1.5 1.5	14.0 10.0	ns
t <sub>PHL</sub>	Propagation Delay	CP to Q <sub>n</sub>	3.3 5.0	3.5 2.5	-	13.0 10.0	2.0 1.5	14.5 11.0	ns

\* Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V; Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

#### 74AC – AC OPERATING REQUIREMENTS

Cumhal	Deveryoter		V <sub>CC</sub> * (V)	T <sub>A</sub> =	+25°C C <sub>L</sub> = 50 pF	$T_A = -40^{\circ}C$ to +85°C	11
Symbol	Parameter	Parameter		Тур	Guarantee	d Minimum	Unit
t <sub>s</sub>	Setup Time, HIGH or LOW	D <sub>n</sub> to CP	3.3 5.0	-	5.5 4.07	6.0 4.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW	D <sub>n</sub> to CP	3.3 5.0	-	0 1.0	0 1.0	ns
ts	Setup Time, HIGH or LOW	CE to CP	3.3 5.0	-	6.0 4.0	7.5 4.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW	CE to CP	3.3 5.0	-	0 1.0	0 1.0	ns
t <sub>w</sub>	CP Pulse Width	HIGH or LOW	3.3 5.0	_	5.5 4.0	6.0 4.5	ns

\* Voltage Range 3.3 V is 3.3 V  $\pm$ 0.3 V; Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

#### 74ACT – DC CHARACTERISTICS

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = -	⊦25°C	T <sub>A</sub> = -40°C to +85°C	Unit	Conditions
-		(V)	Тур	Gua	ranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	v	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	v	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5	-	3.86 4.86	3.76 4.76	V	$\label{eq:VIN} \begin{array}{ll} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} & -24 \text{ mA} \\ I_{OH} & -24 \text{ mA} \end{array}$
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5	-	0.36 0.36	0.44 0.44	V	$\label{eq:VIN} \begin{array}{ll} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} & -24 \text{ mA} \\ I_{OH} & -24 \text{ mA} \end{array}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, GND$
$\Delta I_{CCT}$	Additional Max I <sub>CC</sub> /Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$
I <sub>OLD</sub> I <sub>OHD</sub>	†Minimum Dynamic Output Current	5.5	-	-	75 –75	mA	V <sub>OLD</sub> = 1.65 V Max V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μA	$V_{IN} = V_{CC}$ or GND

\*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

#### 74ACT - AC CHARACTERISTICS For Figures and Waveforms - See Figures 4, 5, and 6.

Symbol	Parameter		V <sub>CC</sub> *	T <sub>A</sub> = +2	25°C C <sub>L</sub> =	50 pF	T <sub>A</sub> = -40°C C <sub>L</sub> = 5	C to +85°C 50 pF	Unit
-			(V)	Min	Тур	Мах	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency		5.0	140	-	-	125	-	MHz
t <sub>PLH</sub>	Propagation Delay 0	CP to Q <sub>n</sub>	5.0	3.0	-	9.0	2.5	10	ns
t <sub>PHL</sub>	Propagation Delay 0	CP to Q <sub>n</sub>	5.0	3.5	-	10	2.5	11	ns

\*Voltage Range 5.0 V is 5.0 V ±0.5 V.

#### 74ACT - AC OPERATING REQUIREMENTS


Symbol	Parameter		T <sub>A</sub> =	+25°C C <sub>L</sub> = 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Unit
		(V)	Тур	Guarantee	d Minimum	
ts	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0	-	4.5	5.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	-	1.0	1.0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW CE to CP	5.0	-	4.5	5.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW CE to CP	5.0	-	1.0	1.0	ns
t <sub>w</sub>	CP Pulse Width HIGH or LOW	5.0	-	4.0	4.5	ns


\*Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

#### CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0 V$
C <sub>PD</sub>	Power Dissipation Capacitance	90	pF	V <sub>CC</sub> = 5.0 V


#### SWITCHING WAVEFORMS
















\*Includes all probe and jig capacitance


Figure 7. Test Circuit

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74AC377DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74AC377DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74ACT377DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74ACT377DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74AC377DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74AC377DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### MARKING DIAGRAMS



#### PACKAGE DIMENSIONS

TSSOP-20 **DT SUFFIX** CASE 948E-02 ISSUE C



NOTES:


DIES:
 DIENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.

MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0°	8°	0°	8°


SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

SOIC-20W DW SUFFIX CASE 751D-05 ISSUE G



NOTES: 1. DIMENSIONS ARE IN MILLIMETERS

- DIMENSIONS ARE IN MILLIMETERS.
  INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Е	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

ON Semiconductor and the way are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regardi

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative