

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies

# **High-Performance Silicon-Gate CMOS**

The MC74HC4316A utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The HC4316A is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances ( $R_{\rm ON}$ ) are much more linear over input voltage than  $R_{\rm ON}$  of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be  $V_{\rm CC}$  and  $V_{\rm CC}$  and  $V_{\rm CC}$  while the switch is passing signals ranging between  $V_{\rm CC}$  and  $V_{\rm CC}$ . When the Enable pin (active–low) is high, all four analog switches are turned off.

### **Features**

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power-Supply Voltage Range  $(V_{CC} V_{EE}) = 2.0$  to 12.0 V
- Digital (Control) Power–Supply Voltage Range (V<sub>CC</sub> – GND) = 2.0 V to 6.0 V, Independent of V<sub>EE</sub>
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



### ON Semiconductor®

http://onsemi.com

### MARKING DIAGRAMS



PDIP-16 N SUFFIX CASE 648





SOIC-16 D SUFFIX CASE 751B





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

 $\begin{array}{lll} WL,\,L &=& Wafer\,Lot\\ YY,\,Y &=& Year\\ WW,\,W &=& Work\,Week\\ G &=& Pb-Free\,Package \end{array}$ 

#### ORDERING INFORMATION

| Device          | Package                | Shipping <sup>†</sup> |
|-----------------|------------------------|-----------------------|
| MC74HC4316ANG   | PDIP-16<br>(Pb-Free)   | 500 Units / Box       |
| MC74HC4316ADR2G | SOIC-16<br>(Pb-Free)   | 2500/Tape&Reel        |
| MC74HC4316AFELG | SOEIAJ-16<br>(Pb-Free) | 50/Tape&Reel          |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Pin Assignment

### **FUNCTION TABLE**

| Inpu        | Inputs         |                           |  |
|-------------|----------------|---------------------------|--|
| Enable      | On/Off Control | State of Analog<br>Switch |  |
| L<br>L<br>H | H<br>L<br>X    | On<br>Off<br>Off          |  |

X = Don't Care.




Figure 2. Logic Diagram




Figure 3. On Resistance Test Set-Up

#### **MAXIMUM RATINGS**

| Symbol           | Parameter   | Value   | Unit |
|------------------|---|---|------|
| V <sub>CC</sub>  | Positive DC Supply Voltage (Ref. to GND) (Ref. to $V_{\text{EE}}$ )                     | - 0.5 to + 7.0<br>- 0.5 to + 14.0                 | V    |
| V <sub>EE</sub>  | Negative DC Supply Voltage (Ref. to GND)  | - 7.0 to + 0.5                                    | V    |
| V <sub>IS</sub>  | Analog Input Voltage  | V <sub>EE</sub> – 0.5<br>to V <sub>CC</sub> + 0.5 | >    |
| V <sub>in</sub>  | DC Input Voltage (Ref. to GND)  | $-0.5$ to $V_{CC} + 0.5$                          | V    |
| I                | DC Current Into or Out of Any Pin   | ± 25  | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air Plastic DIP* EIAJ/SOIC Package* TSSOP Package*           | 750<br>500<br>450                                 | mW   |
| T <sub>stg</sub> | Storage Temperature   | - 65 to + 150                                     | °C   |
| TL               | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP, SOIC or TSSOP Package) | 260   | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

\*Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

#### RECOMMENDED OPERATING CONDITIONS

| Symbol                          | Parameter   | Min              | Max                       | Unit |
|---------------------------------|---|------------------|---------------------------|------|
| V <sub>CC</sub>                 | Positive DC Supply Voltage (Ref. to GND)              | 2.0              | 6.0                       | V    |
| V <sub>EE</sub>                 | Negative DC Supply Voltage (Ref. to GND)              | - 6.0            | GND                       | V    |
| V <sub>IS</sub>                 | Analog Input Voltage                                  | V <sub>EE</sub>  | V <sub>CC</sub>           | V    |
| V <sub>in</sub>                 | Digital Input Voltage (Ref. to GND)                   | GND              | V <sub>CC</sub>           | V    |
| V <sub>IO</sub> *               | Static or Dynamic Voltage Across Switch               | -                | 1.2                       | V    |
| T <sub>A</sub>                  | Operating Temperature, All Package Types              | - 55             | + 125                     | °C   |
| t <sub>r</sub> , t <sub>f</sub> | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | 0<br>0<br>0<br>0 | 1000<br>600<br>500<br>400 | ns   |

<sup>\*</sup>For voltage drops across the switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

# $\textbf{DC ELECTRICAL CHARACTERISTICS} \ \ \text{Digital Section (Voltages Referenced to GND)} \ \ V_{\text{EE}} = \text{GND Except Where Noted}$

|                 |  |   |                          | Guaranteed Limit          |                           |                           |      |
|-----------------|--|---|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol          | Parameter  | Test Conditions   | V <sub>CC</sub>          | – 55 to<br>25°C           | ≤ 85°C                    | ≤ 125°C                   | Unit |
| V <sub>IH</sub> | Minimum High-Level Voltage, Control or Enable Inputs       | R <sub>on</sub> = Per Spec  | 2.0<br>3.0<br>4.5<br>6.0 | 1.5<br>2.1<br>3.15<br>4.2 | 1.5<br>2.1<br>3.15<br>4.2 | 1.5<br>2.1<br>3.15<br>4.2 | ٧    |
| V <sub>IL</sub> | Maximum Low-Level Voltage, Control or Enable Inputs        | R <sub>on</sub> = Per Spec  | 2.0<br>3.0<br>4.5<br>6.0 | 0.5<br>0.9<br>1.35<br>1.8 | 0.5<br>0.9<br>1.35<br>1.8 | 0.5<br>0.9<br>1.35<br>1.8 | ٧    |
| l <sub>in</sub> | Maximum Input Leakage Current,<br>Control or Enable Inputs | $V_{in} = V_{CC}$ or GND $V_{EE} = -6.0 \text{ V}$  | 6.0                      | ± 0.1                     | ± 1.0                     | ± 1.0                     | μΑ   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package)             | $\begin{aligned} V_{in} &= V_{CC} \text{ or GND} \\ V_{IO} &= 0 \text{ V} & V_{EE} &= GNI \\ V_{EE} &= -6. \end{aligned}$ |                          | 2<br>4                    | 20<br>40                  | 40<br>160                 | μΑ   |

### DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VEE)

|                  |  |  |                           |                              | Gua                  | aranteed Li            | mit                    |      |
|------------------|--|--|---------------------------|------------------------------|----------------------|------------------------|------------------------|------|
| Symbol           | Parameter  | Test Conditions  | V <sub>CC</sub><br>V      | V <sub>EE</sub>              | – 55 to<br>25°C      | ≤ <b>85</b> °C         | ≤ 125°C                | Unit |
| R <sub>on</sub>  | Maximum "ON" Resistance  | $V_{in} = V_{IH}$<br>$V_{IS} = V_{CC}$ to $V_{EE}$<br>$I_{S} \le 2.0$ mA (Figure 3)                                    | 2.0*<br>4 5<br>4.5<br>6.0 | 0.0<br>0.0<br>- 4.5<br>- 6.0 | -<br>160<br>90<br>90 | -<br>200<br>110<br>110 | -<br>240<br>130<br>130 | Ω    |
|                  |  | $V_{in} = V_{IH}$<br>$V_{IS} = V_{CC}$ or $V_{EE}$ (Endpoints)<br>$I_{S} \le 2.0$ mA (Figure 3)                        | 2.0<br>4.5<br>4.5<br>6.0  | 0.0<br>0.0<br>- 4.5<br>- 6.0 | -<br>90<br>70<br>70  | -<br>115<br>90<br>90   | -<br>140<br>105<br>105 |      |
| ΔR <sub>on</sub> | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} &V_{in} = V_{IH} \\ &V_{IS} = 1/2 \; (V_{CC} - V_{EE}) \\ &I_{S} \leq 2.0 \; \text{mA} \end{aligned}$ | 2.0<br>4.5<br>4.5<br>6.0  | 0.0<br>0.0<br>- 4.5<br>- 6.0 | -<br>20<br>15<br>15  | -<br>25<br>20<br>20    | -<br>30<br>25<br>25    | Ω    |
| l <sub>off</sub> | Maximum Off-Channel<br>Leakage Current, Any One<br>Channel                         | $V_{in} = V_{IL}$<br>$V_{IO} = V_{CC}$ or $V_{EE}$<br>Switch Off (Figure 4)  | 6.0                       | - 6.0                        | 0.1                  | 0.5                    | 1.0                    | μΑ   |
| l <sub>on</sub>  | Maximum On-Channel<br>Leakage Current, Any One<br>Channel                          | $V_{in} = V_{IH}$<br>$V_{IS} = V_{CC}$ or $V_{EE}$<br>(Figure 5)   | 6.0                       | - 6.0                        | 0.1                  | 0.5                    | 1.0                    | μΑ   |

<sup>\*</sup>At supply voltage (V<sub>CC</sub> – V<sub>EE</sub>) approaching 2.0 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

# $\textbf{AC ELECTRICAL CHARACTERISTICS} \ (C_L = 50 \ \text{pF}, \ \text{Control or Enable} \ t_r = t_f = 6 \ \text{ns}, \ V_{EE} = GND)$

|  |   |                      | Gu              | aranteed Li     | mit             |      |
|--|---|----------------------|-----------------|-----------------|-----------------|------|
| Symbol                                 | Parameter   | v <sub>cc</sub><br>v | – 55 to<br>25°C | ≤ <b>85</b> °C  | ≤ 125°C         | Unit |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Analog Input to Analog Output (Figures 9 and 10)       | 2.0<br>4.5<br>6.0    | 40<br>6<br>5    | 50<br>8<br>7    | 60<br>9<br>8    | ns   |
| t <sub>PLZ</sub> ,<br>t <sub>PHZ</sub> | Maximum Propagation Delay, Control or Enable to Analog Output (Figures 11 and 12) | 2.0<br>4.5<br>6.0    | 130<br>40<br>30 | 160<br>50<br>40 | 200<br>60<br>50 | ns   |
| t <sub>PZL</sub> ,<br>t <sub>PZH</sub> | Maximum Propagation Delay, Control or Enable to Analog Output (Figures 11 and 12) | 2.0<br>4.5<br>6.0    | 140<br>40<br>30 | 175<br>50<br>40 | 250<br>60<br>50 | ns   |
| С                                      | Maximum Capacitance ON/OFF Control and Enable Inputs                              | -                    | 10              | 10              | 10              | pF   |
|  | Control Input = GND<br>Analog I/O<br>Feedthrough                                  | -<br>-               | 35<br>1.0       | 35<br>1.0       | 35<br>1.0       |      |

|          |   | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |    |
|----------|---|---|----|
| $C_{PD}$ | Power Dissipation Capacitance (Per Switch) (Figure 14)* | 15                                      | pF |

<sup>\*</sup>Used to determine the no–load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

### ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

| Symbol | Parameter   | Test Conditions  | V <sub>CC</sub><br>V                 | V <sub>EE</sub><br>V                           | Limit*<br>25°C                       | Unit    |
|--------|---|--|--------------------------------------|--|--------------------------------------|---------|
| BW     | Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6) | $\begin{split} f_{in} &= 1 \text{ MHz Sine Wave} \\ &\text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ &\text{Increase } f_{in} \text{ Frequency Until dB Meter} \\ &\text{Reads} - 3 \text{ dB} \\ &\text{R}_L = 50  \Omega,  C_L = 10 \text{ pF} \end{split}$                                   | 2.25<br>4.50<br>6.00                 | - 2.25<br>- 4.50<br>- 6.00                     | 150<br>160<br>160                    | MHz     |
| -      | Off–Channel Feedthrough<br>Isolation<br>(Figure 7)                    | $\begin{split} f_{in} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{in} &\text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{in} &= 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \\ f_{in} &= 1.0 \text{ MHz}, \text{ R}_{L} = 50 \ \Omega, \text{ C}_{L} = 10 \text{ pF} \end{split}$  | 2.25<br>4.50<br>6.00<br>2.25<br>4.50 | - 2.25<br>- 4.50<br>- 6.00<br>- 2.25<br>- 4.50 | - 50<br>- 50<br>- 50<br>- 40<br>- 40 | dB      |
| -      | Feedthrough Noise, Control to Switch                                  | $V_{in} \le 1$ MHz Square Wave ( $t_r = t_f = 6$ ns)<br>Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A  | 6.00<br>2.25<br>4.50                 | - 6.00<br>- 2.25<br>- 4.50                     | - 40<br>30<br>65                     | $mV_PP$ |
|        | (Figure 8)  | $R_L = 600 \ \Omega, \ C_L = 50 \ pF$ $R_L = 10 \ k\Omega, \ C_L = 10 \ pF$  | 6.00<br>2.25<br>4.50<br>6.00         | - 6.00<br>- 2.25<br>- 4.50<br>- 6.00           | 100<br>60<br>130<br>200              |         |
| _      | Crosstalk Between Any Two<br>Switches<br>(Figure 13)                  | $\begin{split} f_{\text{in}} &\equiv \text{Sine Wave} \\ \text{Adjust } f_{\text{in}} &\text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ f_{\text{in}} &= \text{10 kHz},  R_{\text{L}} = \text{600 } \Omega,  C_{\text{L}} = \text{50 pF} \end{split}$   | 2.25<br>4.50<br>6.00                 | - 2.25<br>- 4.50<br>- 6.00                     | - 70<br>- 70<br>- 70                 | dB      |
|        |   | $f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF  | 2.25<br>4.50<br>6.00                 | - 2.25<br>- 4.50<br>- 6.00                     | - 80<br>- 80<br>- 80                 |         |
| THD    | Total Harmonic Distortion<br>(Figure 15)                              | $\begin{split} f_{in} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} = \text{THD}_{Measured} - \text{THD}_{Source} \\ V_{IS} = 4.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} = 8.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} = 11.0 \text{ V}_{PP} \text{ sine wave} \end{split}$ | 2.25<br>4.50<br>6.00                 | - 2.25<br>- 4.50<br>- 6.00                     | 0.10<br>0.06<br>0.04                 | %       |

<sup>\*</sup>Limits not tested. Determined by design and verified by qualification.




Figure 4. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 5. Maximum On Channel Leakage Current, Test Set-Up



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 6. Maximum On-Channel Bandwidth Test Set-Up



\*Includes all probe and jig capacitance.

Figure 7. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 8. Feedthrough Noise, Control to Analog Out,

Test Set-Up






Figure 9. Propagation Delays, Analog In to Analog Out



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 10. Propagation Delay Test Set-Up



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 12. Propagation Delay Test Set-Up




Figure 14. Power Dissipation Capacitance
Test Set-Up






Figure 11. Propagation Delay, ON/OFF Control to Analog Out



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 13. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



<sup>\*</sup>Includes all probe and jig capacitance.

Figure 15. Total Harmonic Distortion, Test Set-Up

#### **APPLICATIONS INFORMATION**




Figure 16. Plot, Harmonic Distortion

The Enable and Control pins should be at  $V_{CC}$  or GND logic levels,  $V_{CC}$  being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to  $V_{CC}$  or  $V_{EE}$  through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In the example below, the difference between  $V_{CC}$  and  $V_{EE}$  is 12 V.

Therefore, using the configuration in Figure 17, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 18. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MOSORBs (MOSORB is an acronym for high current surge protectors). MOSORBs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 17.




Figure 18. Transient Suppressor Application




Figure 19. LSTTL/NMOS to HCMOS Interface




Figure 20. Switching a 0-to-12 V Signal Using a Single Power Supply (GND  $\neq$  0 V)





Figure 21. 4-Input Multiplexer

Figure 22. Sample/Hold Amplifier

#### PACKAGE DIMENSIONS



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.


  4. DIMENSION B DOES NOT INCLUDE MAIL DE LASH

- MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

|     | INCHES MILLIMET |           |          | IETERS |  |
|-----|-----------------|-----------|----------|--------|--|
| DIM | MIN             | MAX       | MIN      | MAX    |  |
| Α   | 0.740           | 0.770     | 18.80    | 19.55  |  |
| В   | 0.250           | 0.270     | 6.35     | 6.85   |  |
| С   | 0.145           | 0.175     | 3.69     | 4.44   |  |
| D   | 0.015           | 0.021     | 0.39     | 0.53   |  |
| F   | 0.040           | 0.70      | 1.02     | 1.77   |  |
| G   | 0.100           | BSC       | 2.54 BSC |        |  |
| Н   | 0.050           | 0.050 BSC |          | BSC    |  |
| J   | 0.008           | 0.015     | 0.21     | 0.38   |  |
| K   | 0.110           | 0.130     | 2.80     | 3.30   |  |
| L   | 0.295           | 0.305     | 7.50     | 7.74   |  |
| M   | 0°              | 10 °      | 0°       | 10 °   |  |
| S   | 0.020           | 0.040     | 0.51     | 1.01   |  |





#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.


  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR.

- PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


|     | MILLIMETERS |       | INC   | HES   |
|-----|-------------|-------|-------|-------|
| DIM | MIN         | MAX   | MIN   | MAX   |
| Α   | 9.80        | 10.00 | 0.386 | 0.393 |
| В   | 3.80        | 4.00  | 0.150 | 0.157 |
| С   | 1.35        | 1.75  | 0.054 | 0.068 |
| D   | 0.35        | 0.49  | 0.014 | 0.019 |
| F   | 0.40        | 1.25  | 0.016 | 0.049 |
| G   | 1.27        | BSC   | 0.050 | BSC   |
| J   | 0.19        | 0.25  | 0.008 | 0.009 |
| K   | 0.10        | 0.25  | 0.004 | 0.009 |
| M   | 0°          | 7°    | 0°    | 7°    |
| P   | 5.80        | 6.20  | 0.229 | 0.244 |
| R   | 0.25        | 0.50  | 0.010 | 0.019 |

### **SOLDERING FOOTPRINT**



#### PACKAGE DIMENSIONS

SOEIAJ-16 **F SUFFIX** CASE 966-01 **ISSUE A** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018)

|                | MILLIMETERS |       | INCHES |       |
|----------------|-------------|-------|--------|-------|
| DIM            | MIN         | MAX   | MIN    | MAX   |
| Α              |             | 2.05  |        | 0.081 |
| A <sub>1</sub> | 0.05        | 0.20  | 0.002  | 0.008 |
| b              | 0.35        | 0.50  | 0.014  | 0.020 |
| С              | 0.10        | 0.20  | 0.007  | 0.011 |
| D              | 9.90        | 10.50 | 0.390  | 0.413 |
| E              | 5.10        | 5.45  | 0.201  | 0.215 |
| е              | 1.27 BSC    |       | 0.050  | BSC   |
| HE             | 7.40        | 8.20  | 0.291  | 0.323 |
| L              | 0.50        | 0.85  | 0.020  | 0.033 |
| LE             | 1.10        | 1.50  | 0.043  | 0.059 |
| M              | 0 °         | 10°   | 0°     | 10 °  |
| $Q_1$          | 0.70        | 0.90  | 0.028  | 0.035 |
| Z              |             | 0.78  |        | 0.031 |

MOSORB is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative