# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Octal D-Type Flip-Flop with 3-State Outputs

### With 5V–Tolerant Inputs

The MC74LVX374 is an advanced high speed CMOS octal D-type flip-flop with 3-state outputs. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

This 8-bit D-type flip-flop is controlled by a clock input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

#### Features

- High Speed:  $f_{max} = 160 \text{ MHz} (Typ) \text{ at } V_{CC} = 3.3 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 4 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise:  $V_{OLP} = 0.8 V (Max)$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

• These Devices are Pb-Free and are RoHS Compliant



#### **ON Semiconductor®**

http://onsemi.com



**PIN ASSIGNMENT** 

1	V <sub>CC</sub> [20]	07 19	D7 18	D6 17	06 16	05 15	D5 14	D4 13	04 12	CP 11
	$S_{\circ}$									
	1	2	3	4	5	6	7	8	9	10
	ŌĒ	00	D0	D1	01	02	D2	D3	03	GND
			2	20-L	ead	(Тор	View	')		
			MA	RKI	NG	DIA	GRA	MS		
20	P <u>AA</u>	<u>a a e</u>	<u>1 A A</u>	<u>A A</u>	Æ	20	PAA 	-		AAA
		WLY	X374 (YW)				0	-	374 YW=	
1			-		Ŧ	1	0 88	-		UUU
1		UWLY B B B B	-	WG TT	IJ	1	<u><u> </u></u>	AL BBB		UUU

G or • = Pb-Free Package

(Note: Microdot may be in either location)

#### PIN NAMES

Pins	Function
OE	Output Enable Input
CP	Clock Pulse Input
D0-D7	Data Inputs
O0-O7	3-State Outputs

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. Logic Diagram

	INPUTS		OUTPUTS	
OE	СР	Dn	On	OPERATING MODE
L	$\uparrow \uparrow$	l h	L H	Load and Read Register
L	\$	Х	NC	Hold and Read Register
Н	1	Х	Z	Hold and Disable Outputs
H H	$\uparrow \uparrow$	l h	Z Z	Load Internal Register and Disable Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; NC = No Change, State Prior to Low-to-High Clock Transition; X = High or Low Voltage Level and Transitions are Acceptable; Z = High Impedance State;  $\uparrow$  = Low-to-High Transition;  $\downarrow$  = Not a Low-to-High Transition; For I<sub>CC</sub> Reasons DO NOT FLOAT Inputs

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>in</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>out</sub>	DC Output Voltage	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input Diode Current	-20	mA
I <sub>OK</sub>	Output Diode Current	±20	mA
l <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA
PD	Power Dissipation	180	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	2.0	3.6	V
V <sub>in</sub>	DC Input Voltage	0	5.5	V
Vout	DC Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C
$\Delta t / \Delta V$	Input Rise and Fall Time	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

			v <sub>cc</sub>	Т	_ <sub>A</sub> = 25°	С	$T_A = -40$	to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	High-Level Input Voltage		2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4		V
V <sub>IL</sub>	Low-Level Input Voltage		2.0 3.0 3.6			0.5 0.8 0.8		0.5 0.8 0.8	V
V <sub>OH</sub>	High-Level Output Voltage (V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> )	$I_{OH} = -50 \ \mu A$ $I_{OH} = -50 \ \mu A$ $I_{OH} = -4 \ m A$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
V <sub>OL</sub>	Low-Level Output Voltage (V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub> )	$\begin{split} I_{OL} &= 50 \; \mu A \\ I_{OL} &= 50 \; \mu A \\ I_{OL} &= 4 \; m A \end{split}$	2.0 3.0 3.0		0.0 0.0	0.1 0.1 0.36		0.1 0.1 0.44	V
l <sub>in</sub>	Input Leakage Current	V <sub>in</sub> = 5.5 V or GND	3.6			±0.1		±1.0	μA
I <sub>OZ</sub>	Maximum 3-State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$	3.6			±0.2 5		±2.5	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_{in} = V_{CC}$ or GND	3.6			4.0		40.0	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **AC ELECTRICAL CHARACTERISTICS** (Input $t_r = t_f = 3.0$ ns)

			T <sub>A</sub> = 25°C				$T_A = -40$	) to 85°C	
Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Min	Max	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle)	V <sub>CC</sub> = 2.7 V	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	60 45	115 60		50 40		MHz
		$V_{CC}=3.3\pm0.3~V$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF	100 60	160 95		85 55		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay CP to O	V <sub>CC</sub> = 2.7 V	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		8.5 11.0	16.3 19.8	1.0 1.0	19.5 23.0	ns
		$V_{CC}=3.3\pm0.3~V$	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		6.7 9.2	10.6 14.1	1.0 1.0	12.5 16.0	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time OE to O	V <sub>CC</sub> = 2.7 V R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		7.6 10.1	14.5 18.0	1.0 1.0	17.5 21.0	ns
		$V_{CC}$ = 3.3 ± 0.3 V R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 15 pF C <sub>L</sub> = 50 pF		5.9 8.4	9.3 12.8	1.0 1.0	11.0 14.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time OE to O	V <sub>CC</sub> = 2.7 V R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 50 pF		11.5	18.5	1.0	22.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$	C <sub>L</sub> = 50 pF		9.6	13.2	1.0	15.0	
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 1)	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$				1.5 1.5		1.5 1.5	ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

#### **CAPACITIVE CHARACTERISTICS**

		Т	A = 25°	C	T <sub>A</sub> = -40	to 85°C	
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
Cin	Input Capacitance		4	10		10	pF
Cout	Maximum Three-State Output Capacitance		6				pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 2)		32				pF

2.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/8$  (per flip-flop).  $C_{PD}$  is used to determine the no-load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .


#### **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 3.3$ V, Measured in SOIC Package)


		T <sub>A</sub> =	25°C	
Symbol	Characteristic	Тур	Max	Unit
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	0.5	0.8	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	-0.5	-0.8	V
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage		2.0	V
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage		0.8	V

#### TIMING REQUIREMENTS (Input t<sub>r</sub> = t<sub>f</sub> = 3.0ns)

			T <sub>A</sub> =	25°C	$T_A = -40$ to $85^{\circ}C$	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
tw	Minimum Pulse Width, CP	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$		7.5 5.0	8.0 5.5	ns
t <sub>su</sub>	Minimum Setup Time, D to CP	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$		6.5 4.5	6.5 4.5	ns
t <sub>h</sub>	Minimum Hold Time, D to CP	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$		2.0 2.0	2.0 2.0	ns


#### SWITCHING WAVEFORMS












#### **TEST CIRCUITS**



\*Includes all probe and jig capacitance



\*Includes all probe and jig capacitance

Figure 6. Three–State Test Circuit


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LVX374DWR2G	SOIC-20 (Pb-Free)	1000 Tape & Reel
MC74LVX374DTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

TSSOP-20 CASE 948E-02 **ISSUE C** 



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION.


INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR BEFERENCE ONLY

REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS INCHES			HES
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
ſ	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
Μ	0°	8°	0 °	8°

#### PACKAGE DIMENSIONS

SOIC-20 CASE 751D-05 ISSUE G



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
   DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS	
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
В	0.35	0.49
C	0.23	0.32
D	12.65	12.95
Ε	7.40	7.60
е	1.27 BSC	
Н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This lite

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative