## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## MC74LVXT4066

## Quad Analog Switch/ Multiplexer/Demultiplexer

## High-Performance Silicon-Gate CMOS

The MC74LVXT4066 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/ demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from $\mathrm{V}_{\mathrm{CC}}$ to GND).

The LVXT4066 is identical in pinout to the metal-gate CMOS MC14066 and the high-speed CMOS HC4066A. Each device has four independent switches. The device has been designed so that the ON resistances $\left(\mathrm{R}_{\mathrm{ON}}\right)$ are much more linear over input voltage than $\mathrm{R}_{\mathrm{ON}}$ of metal-gate CMOS analog switches.

The ON/OFF control inputs are compatible with standard LSTTL outputs. The input protection circuitry on this device allows overvoltage tolerance on the ON/OFF control inputs, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher-voltage power supply.

The MC74LVXT4066 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT4066 to be used to interface 5.0 V circuits to 3.0 V circuits.

## Features

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power-Supply Voltage Range $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}\right)=2.0$ to 6.0 V
- Analog Input Voltage Range $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}\right)=2.0$ to 6.0 V
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- These Devices are Pb -Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


PIN ASSIGNMENT

(Top View)

MARKING DIAGRAMS


SOIC-14 NB

LVXT
4066
ALYW:

TSSOP-14
LVXT4066 = Specific Device Code
A = Assembly Location
WL, L = Wafer Lot
$Y \quad=$ Year
WW, W = Work Week
G or • = Pb-Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

LOGIC DIAGRAM


FUNCTION TABLE

| On/Off Control <br> Input | State of <br> Analog Switch |
| :---: | :---: |
| L | Off |
| H | On |

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {IS }}$ | Analog Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {in }}$ | Digital Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| I | DC Current Into or Out of Any Pin | -20 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air,SOIC Packaget <br> TSSOP Packaget | 500 | mW |
|  |  | 450 |  |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ |  | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
$\dagger$ Derating: SOIC Package: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $V_{\text {out }}$ should be constrained to the range $\mathrm{GND} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage (Referenced to GND) | 2.0 | 5.5 | V |
| $\mathrm{~V}_{\text {IS }}$ | Analog Input Voltage (Referenced to GND) | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {in }}$ | Digital Input Voltage (Referenced to GND) | GND | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{10}{ }^{*}$ | Static or Dynamic Voltage Across Switch | - | 1.2 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -55 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10) | V <br>  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 0 |
| 0 | 100 | $\mathrm{~ns} / \mathrm{V}$ |  |  |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
*For voltage drops across the switch greater than 1.2 V (switch on), excessive $\mathrm{V}_{c c}$ current may be drawn; i.e., the current out of the switch may contain both $\mathrm{V}_{\mathrm{CC}}$ and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

## MC74LVXT4066

DC ELECTRICAL CHARACTERISTIC - Digital Section (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\underset{\mathrm{Vc}}{\mathrm{v}_{\mathrm{cc}}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Voltage ON/OFF Control Inputs (Note 1) | $\mathrm{R}_{\text {on }}=$ Per Spec | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \\ & 2.0 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Voltage ON/OFF Control Inputs (Note 1) | $\mathrm{R}_{\text {on }}=$ Per Spec | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 0.53 \\ 0.8 \\ 0.8 \end{gathered}$ | $\begin{gathered} \hline 0.53 \\ 0.8 \\ 0.8 \end{gathered}$ | $\begin{gathered} \hline 0.53 \\ 0.8 \\ 0.8 \end{gathered}$ | V |
| $\mathrm{l}_{\text {in }}$ | Maximum Input Leakage Current ON/OFF Control Inputs | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | Maximum Quiescent Supply Current (per Package) | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} \mathrm{V}_{1 \mathrm{O}}=0 \mathrm{~V}$ | 5.5 | 4.0 | 40 | 160 | $\mu \mathrm{A}$ |

1. Specifications are for design target only. Not final specification limits.

DC ELECTRICAL CHARACTERISTICS - Analog Section (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\stackrel{\mathrm{v}_{\mathrm{cc}}}{\mathrm{~V}}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} -55 \text { to } \\ 25^{\circ} \mathrm{C} \end{gathered}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{R}_{\text {on }}$ | Maximum "ON" Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IS}}=\mathrm{V}_{\mathrm{CC}} \text { to GND } \\ & \mathrm{I}_{\mathrm{S}} \leq 2.0 \mathrm{~mA} \text { (Figures 1, 2) } \end{aligned}$ | $\begin{gathered} 2.0 \dagger \\ 3.0 \\ 4.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & - \\ & 40 \\ & 25 \\ & 20 \end{aligned}$ | $\begin{aligned} & - \\ & 45 \\ & 28 \\ & 25 \end{aligned}$ | 50 <br> 35 <br> 30 | $\Omega$ |
|  |  | $\begin{aligned} & \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }} \\ & \mathrm{V}_{I S}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D \text { (Endpoints) } \\ & I_{\mathrm{S}} \leq 2.0 \mathrm{~mA} \text { (Figures 1, 2) } \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & - \\ & 30 \\ & 25 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & 35 \\ & 28 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & 40 \\ & 35 \\ & 30 \end{aligned}$ |  |
| $\Delta \mathrm{R}_{\text {on }}$ | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }} \\ & \mathrm{V}_{\text {IS }}=1 / 2\left(\mathrm{~V}_{\mathrm{CC}}-G N D\right) \\ & \mathrm{IS}_{\mathrm{S}} \leq 2.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 15 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline 20 \\ & 12 \\ & 12 \end{aligned}$ | $\begin{aligned} & 25 \\ & 15 \\ & 15 \end{aligned}$ | $\Omega$ |
| $\mathrm{l}_{\text {off }}$ | Maximum Off-Channel Leakage Current, Any One Channel | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{10}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \end{aligned}$ Switch Off (Figure 3) | 5.5 | 0.1 | 0.5 | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {on }}$ | Maximum On-Channel Leakage Current, Any One Channel | $\begin{aligned} & \hline \mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }} \\ & \mathrm{V}_{\text {IS }}=\mathrm{V}_{\mathrm{CC}} \text { or GND } \\ & \text { (Figure 4) } \\ & \hline \end{aligned}$ | 5.5 | 0.1 | 0.5 | 1.0 | $\mu \mathrm{A}$ |

$\dagger$ At supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, ON/OFF Control Inputs: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$ )

| Symbol | Parameter | $\begin{gathered} \mathrm{v}_{\mathrm{cc}} \\ \mathrm{~V} \end{gathered}$ | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -55 to $25^{\circ} \mathrm{C}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 5.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.0 \\ & 2.0 \\ & 2.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tLL},} \\ & \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \\ & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \\ & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \\ & 22 \\ & 20 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t} \text { tPL }, \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 1 1) | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 20 \\ & 12 \\ & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 25 \\ & 14 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 30 \\ & 15 \\ & 12 \\ & 12 \end{aligned}$ | ns |
| C | Maximum Capacitance ON/OFF Control Input <br> Control Input $=$ GND  <br> Analog I/O  <br> Feedthrough  | - | $\begin{gathered} 10 \\ \hline \\ 35 \\ 1.0 \end{gathered}$ | $\begin{gathered} 10 \\ \hline \\ 35 \\ 1.0 \end{gathered}$ | $\begin{array}{r} 10 \\ \hline \\ 35 \\ 1.0 \end{array}$ | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (Per Switch) (Figure 13)* | 15 |  |  |  | pF |

*Used to determine the no-load dynamic power consumption: $P_{D}=C_{P D} V_{C C}{ }^{2 f}+I_{C C} V_{C C}$.
ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

| Symbol | Parameter | Test Conditions | $\underset{\mathrm{Vc}}{\mathrm{v}_{\mathrm{cc}}}$ | $\begin{gathered} \text { Limit }^{*} \\ 25^{\circ} \mathrm{C} \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BW | Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5) | $\mathrm{f}_{\text {in }}=1 \mathrm{MHz}$ Sine Wave <br> Adjust $f_{\text {in }}$ Voltage to Obtain 0 dBm at $\mathrm{V}_{\mathrm{OS}}$ Increase $\mathrm{f}_{\text {in }}$ Frequency Until dB Meter Reads -3 dB $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 150 \\ & 160 \end{aligned}$ | MHz |
| - | Off-Channel Feedthrough Isolation (Figure 6) | $\begin{aligned} & \mathrm{f}_{\text {in }} \equiv \text { Sine Wave } \\ & \text { Adjust } \mathrm{f}_{\text {in }} \text { Voltage to Obtain } 0 \mathrm{dBm} \text { at } \mathrm{V}_{\mathrm{IS}} \\ & \qquad \begin{array}{l} \text { in } \end{array}=10 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{f}_{\text {in }}=1.0 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline-50 \\ & -50 \\ & \hline-37 \\ & \hline-37 \end{aligned}$ | dB |
| - | Feedthrough Noise, Control to Switch (Figure 7) | $\begin{aligned} & \begin{array}{l} V_{\text {in }} \leq 1 \mathrm{MHz} \text { Square Wave }\left(t_{r}=t_{f}=3 \mathrm{~ns}\right) \\ \text { Adjust } R_{L} \text { at Setup so that } I_{S}=0 \mathrm{~A} \\ \\ R_{L}=600 \Omega, C_{L}=50 \mathrm{pF} \\ \\ R_{L}=10 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF} \end{array} \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} 100 \\ 200 \\ \hline 50 \\ \hline 100 \end{gathered}$ | mV PP |
| - | Crosstalk Between Any Two Switches (Figure 12) | $\mathrm{f}_{\text {in }} \equiv$ Sine Wave <br> Adjust $\mathrm{f}_{\text {in }}$ Voltage to Obtain 0 dBm at $\mathrm{V}_{\text {IS }}$ $\begin{aligned} & f_{\text {in }}=10 \mathrm{kHz}, R_{L}=600 \Omega, C_{L}=50 \mathrm{pF} \\ & f_{\text {in }}=1.0 \mathrm{MHz}, R_{L}=50 \Omega, C_{L}=10 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline-70 \\ & -70 \\ & \hline-80 \\ & \hline-80 \end{aligned}$ | dB |
| THD | Total Harmonic Distortion (Figure 14) | $\begin{array}{r} \mathrm{f}_{\text {in }}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{THD}=\mathrm{THD}_{\text {Measured }}-T H D_{\text {Source }} \\ \qquad V_{\text {IS }}=4.0 \mathrm{~V} \text { PP sine wave } \\ \mathrm{V}_{\text {IS }}=5.0 \mathrm{VPP} \text { sine wave } \end{array}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.06 \end{aligned}$ | \% |

[^0]

Figure 1a. Typical On Resistance, $\mathrm{V}_{\mathrm{Cc}}=2.0 \mathrm{~V}, \mathrm{~T}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


Figure 1c. Typical On Resistance, $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$


Figure 1e. Typical On Resistance, $\mathrm{V}_{\mathrm{Cc}}=5.5 \mathrm{~V}$


Figure 1b. Typical On Resistance, $\mathrm{V}_{\mathrm{Cc}}=2.0 \mathrm{~V}$


Figure 1d. Typical On Resistance, $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$


Figure 2. On Resistance Test Set-Up

## MC74LVXT4066



Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up

*Includes all probe and jig capacitance.
Figure 5. Maximum On-Channel Bandwidth Test Set-Up

*Includes all probe and jig capacitance.
Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up


Figure 4. Maximum On Channel Leakage Current, Test Set-Up

*Includes all probe and jig capacitance.
Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up


Figure 8. Propagation Delays, Analog In to Analog Out

## MC74LVXT4066


*Includes all probe and jig capacitance.
Figure 9. Propagation Delay Test Set-Up

*Includes all probe and jig capacitance.
Figure 11. Propagation Delay Test Set-Up


Figure 13. Power Dissipation Capacitance Test Set-Up


Figure 10. Propagation Delay, ON/OFF Control to Analog Out

*Includes all probe and jig capacitance.
Figure 12. Crosstalk Between Any Two Switches, Test Set-Up

*Includes all probe and jig capacitance.
Figure 14. Total Harmonic Distortion, Test Set-Up

## MC74LVXT4066



Figure 15. Plot, Harmonic Distortion

## APPLICATION INFORMATION

The ON/OFF Control pins should be at $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ logic levels, $\mathrm{V}_{\mathrm{IH}}$ being recognized as logic high and $\mathrm{V}_{\mathrm{IL}}$ being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to $\mathrm{V}_{\mathrm{CC}}$ or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked-up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages $\mathrm{V}_{\mathrm{CC}}$ and GND. The positive peak analog voltage should not exceed $\mathrm{V}_{\mathrm{CC}}$. Similarly, the negative peak analog voltage should not go below GND. In the example below, the difference between $\mathrm{V}_{\mathrm{CC}}$ and GND is six volts.

Therefore, using the configuration in Figure 16, a maximum analog signal of six volts peak-to-peak can be controlled.

When voltage transients above $\mathrm{V}_{\mathrm{CC}}$ and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with Mosorbs (Mosorb ${ }^{\text {TM }}$ is an acronym for high current surge protectors). Mosorbs are fast turn-on devices ideally suited for precise DC protection with no inherent wear out mechanism.

Figure 16. 6.0 V Application



Figure 17. Transient Suppressor Application

## MC74LVXT4066



Figure 18. Low Voltage CMOS Interface


Figure 19. 4-Input Multiplexer


Figure 20. Sample/Hold Amplifier

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC74LVXT4066DR2G | SOIC-14 NB <br> (Pb-Free) | 2500 Tape \& Reel |
| MC74LVXT4066DTRG | TSSOP-14 <br> (Pb-Free) | 2500 Tape \& Reel |

[^1]
## MC74LVXT4066

## PACKAGE DIMENSIONS

TSSOP-14
CASE 948G
ISSUE B


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT MOLD FLASH OR GATE BURRS
EXCEED 0.15 (0.006) PER SIDE.
EXCEED 0.15 (0.006) PER SIDE.
3. DIMENSION B DOES NOT INCLUDE
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE 7. DIMENINE ATM AN B ARE TO BE

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
|  | 4.90 | 5.10 | 0.193 | 0.200 |  |  |
| B | 4.30 | 4.50 | 0.169 | 0.177 |  |  |
| C | --- | 1.20 | --- | 0.047 |  |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |  |
| F | 0.50 | 0.75 | 0.020 | 0.030 |  |  |
| G | 0.65 |  | BSC | 0.026 |  | BSC |
| H | 0.50 | 0.60 | 0.020 | 0.024 |  |  |
| J | 0.09 | 0.20 | 0.004 | 0.008 |  |  |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |  |  |
| K | 0.19 | 0.30 | 0.007 | 0.012 |  |  |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |  |  |
| L | 6.40 | BSC | 0.252 |  |  |  |
| BSC |  |  |  |  |  |  |
| M | $0^{\circ}$ |  | $8^{\circ}$ | $00^{\circ}$ |  |  |

SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## MC74LVXT4066

## PACKAGE DIMENSIONS


*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    *Guaranteed limits not tested. Determined by design and verified by qualification.

[^1]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

