## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## MC74VHCT157A

## Quad 2-Channel Multiplexer

The MC74VHCT157A is an advanced high speed CMOS quad 2-channel multiplexer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

It consists of four 2-input digital multiplexers with common select (S) and enable ( $\overline{\mathrm{E}}$ ) inputs. When $\overline{\mathrm{E}}$ is held High, selection of data is inhibited and all the outputs go Low.

The select decoding determines whether the A or B inputs get routed to the corresponding Y outputs.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V because it has full 5.0 V CMOS level output swings.

The VHCT157A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$. These input and output structures help prevent device destruction caused by supply voltage-input/output voltage mismatch, battery backup, hot insertion, etc.

The inputs tolerate voltages up to 7.0 V , allowing the interface of 5.0 V systems to 3.0 V systems.

## Features

- High Speed: $\mathrm{t}_{\mathrm{PD}}=4.1 \mathrm{~ns}(\mathrm{Typ})$ at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=4 \mu \mathrm{~A}(\mathrm{Max})$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- TTL-Compatible Inputs: $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $\mathrm{V}_{\text {OLP }}=0.8 \mathrm{~V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V;
Machine Model > 200 V

- Chip Complexity: 82 FETs or 20 Equivalent Gates
- $\mathrm{Pb}-$ Free Packages are Available*
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com

|  |  | MARKING DIAGRAMS |
| :---: | :---: | :---: |
|  | SOIC-16 <br> D SUFFIX <br> CASE 751B |  |
|  |  | VHCT157AG |
|  |  |  |
|  | TSSOP-16 DT SUFFIX CASE 948F | 16 H月H日B ${ }^{2}$ |
|  |  |  |
|  |  |  |
|  | SOEIAJ-16 M SUFFIX CASE 966 | $\mathrm{C}_{\text {74VHCT157 }} \begin{gathered}\text { ALYWG }\end{gathered}$ |
|  |  | 1 पडाएडाएT |

A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or ${ }^{-} \quad=\mathrm{Pb}-$ Free Package
(Note: Microdot may be in either location)

FUNCTION TABLE

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| E | S |  |
| H | X | L |
| L | L | $\mathrm{A} 0-\mathrm{A} 3$ |
| L | H | $\mathrm{B} 0-\mathrm{B} 3$ |

$A 0-A 3, B 0-B 3=$ the levels of the respective Data-Word Inputs.

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.


Figure 1. Pin Assignment


Figure 2. Expanded Logic Diagram


Figure 3. IEC Logic Symbol

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $G N D \leq\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right)$ $\leq \mathrm{V}_{\mathrm{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). Unused outputs must be left open.

MAXIMUM RATINGS (Note 1)

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Digital Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage $\begin{gathered}\text { Output in 3-State } \\ \text { High or Low State }\end{gathered}$ | $\begin{gathered} -0.5 \text { to }+7.0 \\ -0.5 \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \end{gathered}$ | V |
| $\mathrm{I}_{\text {IK }}$ | Input Diode Current | -20 | mA |
| lok | Output Diode Current | $\pm 20$ | mA |
| Iout | DC Output Current, per Pin | $\pm 25$ | mA |
| Icc | DC Supply Current, V $\mathrm{CC}^{\text {and GND Pins }}$ | $\pm 75$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | $\begin{array}{lr}\text { Power Dissipation in Still Air } & \text { SOIC Package } \\ \text { TSSOP }\end{array}$ | $\begin{aligned} & 200 \\ & 180 \end{aligned}$ | mW |
| TSTG | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand VoltageHuman Body Model (Note 2) <br> Machine Model (Note 3) <br> Charged Device Model (Note 4) | $\begin{aligned} & \hline>2000 \\ & >200 \\ & >2000 \end{aligned}$ | V |
| Llatchup | Latchup Performance Above $\mathrm{V}_{\mathrm{CC}}$ and Below GND at $125^{\circ} \mathrm{C}$ (Note 5) | $\pm 300$ | mA |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance, Junction-to-Ambient SOIC Package | $\begin{aligned} & \hline 143 \\ & 164 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the

Recommended Operating Conditions.
2. Tested to EIA/JESD22-A114-A
3. Tested to EIA/JESD22-A115-A
4. Tested to JESD22-C101-A
5. Tested to EIA/JESD78

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Characteristics |  |  |  |  |  |  | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | 4.5 | 5.5 | V |  |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC Input Voltage | 0 | 5.5 | V |  |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{OUT}}$ | DC Output Voltage | Output in 3-State <br> High or Low State | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, all Package Types |  | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise or Fall Time | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 0 | 20 | $\mathrm{~ns} / \mathrm{V}$ |  |  |  |  |  |

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO

 0.1\% BOND FAILURES| Junction <br> Temperature ${ }^{\circ} \mathbf{C}$ | Time, Hours | Time, Years |
| :---: | :---: | :---: |
| 80 | $1,032,200$ | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |



Figure 4. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Condition | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage |  | $\begin{gathered} 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 |  |  | 2 | 0.8 | 2 |  | V |
| VIL | Maximum Low-Level Input Voltage |  | $\begin{gathered} 4.5 \text { to } \\ 5.5 \end{gathered}$ |  |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Maximum High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \end{aligned}$ | 4.5 | 4.4 | 4.5 |  | 4.4 |  | 4.4 |  | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \end{aligned}$ | 4.5 | 3.94 |  |  | 3.8 |  | 3.66 |  |  |
| VoL | Maximum Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A} \end{aligned}$ | 4.5 |  | 0.0 | 0.1 |  | 0.1 |  | 0.1 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{OH}}=8 \mathrm{~mA} \end{aligned}$ | 4.5 |  |  | 0.36 |  | 0.44 |  | 0.52 |  |
| 1 IN | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or GND | 0 to 5.5 |  |  | $\pm 0.1$ |  | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ICC | Maximum Quiescent Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND | 5.5 |  |  | 4.0 |  | 40.0 |  | 40.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Additional Quiescent Supply Current (per Pin) | Any one input: $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$ <br> All other inputs: $\mathrm{V}_{I N}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D$ | 5.5 |  |  | 1.35 |  | 1.5 |  | 1.5 | $\mu \mathrm{A}$ |
| IOPD | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ | 0 |  |  | 0.5 |  | 5 |  | 5 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=\leq 85^{\circ} \mathrm{C}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH, } \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Maximum Propagation Delay; $A$ to $B$ to $Y$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 5.6 \\ & 8.0 \end{aligned}$ | $\begin{gathered} \hline 7.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 7.7 \\ 11.0 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 7.7 \\ 11.0 \end{gathered}$ | ns |
|  |  | $\mathrm{V}_{C C}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 4.1 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 8.4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.5 \end{aligned}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | Maximum Propagation Delay; S to Y | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 8.5 \end{aligned}$ | $\begin{gathered} \hline 7.5 \\ 10.5 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.2 \\ 11.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.2 \\ 11.5 \end{gathered}$ | ns |
|  |  | $\mathrm{V}_{C C}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 5.3 \\ & 6.8 \end{aligned}$ | $\begin{gathered} \hline 8.1 \\ 10.1 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{array}{r} 9.5 \\ 11.5 \end{array}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.5 \\ 11.5 \end{gathered}$ |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLL}}, \\ & \mathrm{t}_{\mathrm{PH}}, \end{aligned}$ | Maximum Propagation Delay; E to Y | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 8.5 \end{aligned}$ | $\begin{gathered} \hline 7.5 \\ 10.5 \end{gathered}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.2 \\ 11.5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 8.2 \\ 11.5 \end{gathered}$ | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 5.6 \\ & 7.1 \end{aligned}$ | $\begin{gathered} \hline 8.6 \\ 10.6 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & 12.0 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 10.0 \\ & 12.0 \end{aligned}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Maximum Input Capacitance |  |  |  | 4 | 10 |  | 10 |  | 10 | pF |


|  |  | Typical @ $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (Note 6) | 20 | pF |

6. $\mathrm{C}_{\mathrm{PD}}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $\mathrm{I}_{\mathrm{CC}(\mathrm{OPR})}=\mathrm{C}_{P D} \bullet \mathrm{~V}_{\mathrm{CC}} \bullet \mathrm{f}_{\mathrm{in}}+\mathrm{I}_{\mathrm{CC}}$. $\mathrm{C}_{\mathrm{PD}}$ is used to determine the no-load dynamic power consumption; $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}}{ }^{2} \bullet \mathrm{f}_{\text {in }}+\mathrm{I}_{\mathrm{CC}} \bullet \mathrm{V}_{\mathrm{CC}}$.

NOISE CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ )

| Symbol | Characteristic | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\text {OL }}$ | 0.3 | 0.8 | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\text {OL }}$ | -0.3 | -0.8 | V |
| $\mathrm{V}_{\text {IHD }}$ | Minimum High Level Dynamic Input Voltage |  | 2.0 | V |
| $\mathrm{V}_{\text {ILD }}$ | Maximum Low Level Dynamic Input Voltage |  | 0.8 | V |

## MC74VHCT157A



Figure 5. Switching Waveform

*Includes all probe and jig capacitance

Figure 7. Test Circuit


Figure 6. Inverting Switching

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| MC74VHCT157AD | SOIC-16 | 48 Units / Rail |
| MC74VHCT157ADG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC74VHCT157ADR2 | SOIC-16 | 2500 Tape \& Reel |
| MC74VHCT157ADR2G | $\begin{aligned} & \text { SOIC-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 2500 Tape \& Reel |
| MC74VHCT157ADT | TSSOP-16* | 96 Units / Rail |
| MC74VHCT157ADTG | TSSOP-16* | 96 Units / Rail |
| MC74VHCT157ADTR2 | TSSOP-16* | 2500 Tape \& Reel |
| M74VHCT157ADTR2G | TSSOP-16* | 2500 Tape \& Reel |
| MC74VHCT157AM | SOEIAJ-16 | 50 Units / Rail |
| MC74VHCT157AMG | $\begin{aligned} & \hline \text { SOEIAJ-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 50 Units / Rail |
| MC74VHCT157AMEL | SOEIAJ-16 | 2000 Tape \& Reel |
| MC74VHCT157AMELG | $\begin{aligned} & \text { SOEIAJ-16 } \\ & \text { (Pb-Free) } \end{aligned}$ | 2000 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb -Free.

## MC74VHCT157A

## PACKAGE DIMENSIONS

SOIC-16<br>D SUFFIX<br>CASE 751B-05<br>ISSUE J



TSSOP-16
DT SUFFIX
CASE 948F-01
ISSUE A


## MC74VHCT157A

## PACKAGE DIMENSIONS

SOEIAJ-16<br>M SUFFIX<br>CASE 966-01<br>ISSUE A



[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.


[^0]:    ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. Al operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

