Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

MC74VHCT259A

8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

with LSTTL–Compatible Inputs

The MC74VHCT259 is an 8–bit Addressable Latch fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The VHC259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table. In the addressable latch mode, the signal on Data In is written into the addressed latch. The addressed latch follows the data input with all non–addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one–of–eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the VHCT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V because it has full 5 V CMOS level output swings.

The VHCT259A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $V_{CC} = 0$ V. These input and output structures help prevent device destruction caused by supply voltage—input/output voltage mismatch, battery backup, hot insertion, etc.

- High Speed: t_{PD} = 7.6 ns (Typ) at V_{CC} = 5 V
- Low Power Dissipation: I_{CC} = 2 μA (Max) at T_A = 25°C
- TTL–Compatible Inputs: V_{IL} = 0.8 V; V_{IH} = 2.0 V
- Power Down Protection Provided on Inputs and Outputs
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V

ON Semiconductor™

http://onsemi.com

MARKING DIAGRAMS

SOIC–16
D SUFFIX
CASE 751B

```
16              9
   VHCT259A
   AWLYYWW
1               8
```

TSSOP–16
DT SUFFIX
CASE 948F

```
16              9
    VHCT
    259A
   AWLYWW
1               8
```

SOIC EIAJ–16
M SUFFIX
CASE 966

```
16              9
   VHCT259A
   ALYW
1               8
```

A   = Assembly Location
L, WL   = Wafer Lot
Y, YY   = Year
W, WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC74VHCT259AD	SOIC–16	48 Units/Rail
MC74VHCT259ADR2	SOIC–16	2500 Units/Reel
MC74VHCT259ADT	TSSOP–16	96 Units/Rail
MC74VHCT259ADTEL	TSSOP–16	2000 Units/Reel
MC74VHCT259ADTR2	TSSOP–16	2500 Units/Reel
MC74VHCT259AM	SOIC EIAJ–16	50 Units/Rail
MC74VHCT259AMEL	SOIC EIAJ–16	2000 Units/Reel

MC74VHCT259A

**Figure 1. Logic Diagram**

Figure 2. Pin Assignment

Figure 3. IEC Logic Symbol

MODE SELECTION TABLE

Enable	Reset	Mode
L	H	Addressable Latch
H	H	Memory
L	L	8–Line Demultiplexer
H	L	Reset

LATCH SELECTION TABLE

Address Inputs			Latch Addressed
C	B	A	
L	L	L	Q0
L	L	H	Q1
L	H	L	Q2
L	H	H	Q3
H	L	L	Q4
H	L	H	Q5
H	H	L	Q6
H	H	H	Q7

MC74VHCT259A

Figure 4. Expanded Logic Diagram

MC74VHCT259A

MAXIMUM RATINGS (Note 1.)

Symbol	Parameter		Value	Unit
V_{CC}	Positive DC Supply Voltage		−0.5 to +7.0	V
V_{IN}	Digital Input Voltage		−0.5 to +7.0	V
V_{OUT}	DC Output Voltage	Output in 3−State	−0.5 to +7.0	V
		High or Low State	−0.5 to V_{CC} +0.5	
I_{IK}	Input Diode Current		−20	mA
I_{OK}	Output Diode Current		± 20	mA
I_{OUT}	DC Output Current, per Pin		± 25	mA
I_{CC}	DC Supply Current, V_{CC} and GND Pins		± 75	mA
P_D	Power Dissipation in Still Air	SOIC Package	200	mW
		TSSOP	180	
T_{STG}	Storage Temperature Range		−65 to +150	°C
V_{ESD}	ESD Withstand Voltage	Human Body Model (Note 2.)	>2000	V
		Machine Model (Note 3.)	>200	
		Charged Device Model (Note 4.)	>2000	
$I_{LATCH-UP}$	Latch−Up Performance	Above V_{CC} and Below GND at 125°C (Note 5.)	± 300	mA
θ_{JA}	Thermal Resistance, Junction to Ambient	SOIC Package	143	°C/W
		TSSOP	164	

1. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.
2. Tested to EIA/JESD22−A114−A
3. Tested to EIA/JESD22−A115−A
4. Tested to JESD22−C101−A
5. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics		Min	Max	Unit
V_{CC}	DC Supply Voltage		4.5	5.5	V
V_{IN}	DC Input Voltage		0	5.5	V
V_{OUT}	DC Output Voltage	Output in 3−State	0	5.5	V
		High or Low State	0	V_{CC}	
T_A	Operating Temperature Range, all Package Types		−55	125	°C
t_r, t_f	Input Rise or Fall Time	V_{CC} = 5.0 V ± 0.5 V	0	20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS
TIME TO 0.1% BOND FAILURES

| Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0

Figure 5. Failure Rate vs. Time Junction Temperature

MC74VHCT259A

DC CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Condition	V$_{CC}$ (V)	T$_A$ = 25°C Min	T$_A$ = 25°C Typ	T$_A$ = 25°C Max	T$_A$ ≤ 85°C Min	T$_A$ ≤ 85°C Max	−55°C ≤ T$_A$ ≤ 125°C Min	−55°C ≤ T$_A$ ≤ 125°C Max	Unit
V$_{IH}$	Minimum High–Level Input Voltage		4.5 to 5.5	2			2		2		V
V$_{IL}$	Maximum Low–Level Input Voltage		4.5 to 5.5			0.8		0.8		0.8	V
V$_{OH}$	Maximum High–Level Output Voltage	V$_{IN}$ = V$_{IH}$ or V$_{IL}$ I$_{OH}$ = −50 μA	4.5	4.4	4.5		4.4		4.4		V
		V$_{IN}$ = V$_{IH}$ or V$_{IL}$ I$_{OH}$ = −8 mA	4.5	3.94			3.8		3.66		
V$_{OL}$	Maximum Low–Level Output Voltage	V$_{IN}$ = V$_{IH}$ or V$_{IL}$ I$_{OL}$ = 50 μA	4.5		0	0.1		0.1		0.1	V
		V$_{IN}$ = V$_{IH}$ or V$_{IL}$ I$_{OH}$ = 8 mA	4.5			0.36		0.44		0.52	
I$_{IN}$	Input Leakage Current	V$_{IN}$ = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μA
I$_{CC}$	Maximum Quiescent Supply Current	V$_{IN}$ = V$_{CC}$ or GND	5.5			4.0		40.0		40.0	μA
I$_{CCT}$	Additional Quiescent Supply Current (per Pin)	Any one input: V$_{IN}$ = 3.4 V All other inputs: V$_{IN}$ = V$_{CC}$ or GND	5.5			1.35		1.5		1.5	μA
I$_{OPD}$	Output Leakage Current	V$_{OUT}$ = 5.5 V	0			0.5		5		5	μA

AC ELECTRICAL CHARACTERISTICS (Input t$_r$ = t$_f$ = 3.0ns)

Symbol	Parameter	Test Conditions		T$_A$ = 25°C Min	T$_A$ = 25°C Typ	T$_A$ = 25°C Max	T$_A$ = ≤ 85°C Min	T$_A$ = ≤ 85°C Max	−55°C ≤ T$_A$ ≤ 125°C Min	−55°C ≤ T$_A$ ≤ 125°C Max	Unit
t$_{PLH}$, t$_{PHL}$	Maximum Propagation Delay, Data to Output (Figures 6 and 11)	V$_{CC}$ = 3.3 ± 0.3V	C$_L$ = 15pF C$_L$ = 50pF		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
		V$_{CC}$ = 5.0 ± 0.5V	C$_L$ = 15pF C$_L$ = 50pF		6.0 6.0	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t$_{PLH}$, t$_{PHL}$	Maximum Propagation Delay, **Address Select to** Output (Figures 7 and 11)	V$_{CC}$ = 3.3 ± 0.3V	C$_L$ = 15pF C$_L$ = 50pF		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
		V$_{CC}$ = 5.0 ± 0.5V	C$_L$ = 15pF C$_L$ = 50pF		6.0 8.5	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t$_{PLH}$, t$_{PHL}$	Maximum Propagation Delay, Enable to Output (Figures 8 and 11)	V$_{CC}$ = 3.3 ± 0.3V	C$_L$ = 15pF C$_L$ = 50pF		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
		V$_{CC}$ = 5.0 ± 0.5V	C$_L$ = 15pF C$_L$ = 50pF		6.0 8.5	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
t$_{PHL}$	Maximum Propagation Delay, Reset to Output (Figures 9 and 11)	V$_{CC}$ = 3.3 ± 0.3V	C$_L$ = 15pF C$_L$ = 50pF		8.5 8.5	11.0 16.0	1.0 1.0	13.0 18.0	1.0 1.0	13.0 18.0	ns
		V$_{CC}$ = 5.0 ± 0.5V	C$_L$ = 15pF C$_L$ = 50pF		6.0 8.5	8.0 10.0	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	
C$_{IN}$	Maximum Input Capacitance				6	10		10		10	pF

		Typical @ 25°C, V$_{CC}$ = 5.0V	
C$_{PD}$	Power Dissipation Capacitance (Note 6.)	30	pF

6. C$_{PD}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I$_{CC(OPR)}$ = C$_{PD}$ • V$_{CC}$ • f$_{in}$ + I$_{CC}$. C$_{PD}$ is used to determine the no–load dynamic power consumption; P$_D$ = C$_{PD}$ • V$_{CC}^2$ • f$_{in}$ + I$_{CC}$ • V$_{CC}$.

TIMING REQUIREMENTS (Input t_r = t_f = 3.0ns)

Symbol	Parameter	Test Conditions	T_A = 25°C			T_A = ≤ 85°C		T_A = ≤ 125°C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_w	Minimum Pulse Width, Reset or Enable (Figure 10)	V_{CC} = 3.3 ± 0.3V	5.0			5.5		5.5		ns
		V_{CC} = 5.0 ± 0.5V	5.0			5.5		5.5		
t_{su}	Minimum Setup Time, Address or Data to Enable (Figure 10)	V_{CC} = 3.3 ± 0.3V	4.5			4.5		4.5		ns
		V_{CC} = 5.0 ± 0.5V	3.0			3.0		3.0		
t_h	Minimum Hold Time, Enable to Address or Data (Figure 8 or 9)	V_{CC} = 3.3 ± 0.3V	2.0			2.0		2.0		ns
		V_{CC} = 5.0 ± 0.5V	2.0			2.0		2.0		
t_r, t_f	Maximum Input, Rise and Fall Times (Figure 6)	V_{CC} = 3.3 ± 0.3V			400		300		300	ns
		V_{CC} = 5.0 ± 0.5V			200		100		100	

Figure 6. Switching Waveform

Figure 7. Switching Waveform

Figure 8. Switching Waveform

Figure 9. Switching Waveform

Figure 10. Switching Waveform

*Includes all probe and jig capacitance

Figure 11. Test Circuit

PACKAGE DIMENSIONS

SOIC–16
D SUFFIX
CASE 751B–05
ISSUE J

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

TSSOP–16
DT SUFFIX
CASE 948F–01
ISSUE O

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

MC74VHCT259A

PACKAGE DIMENSIONS

SOIC EIAJ–16
M SUFFIX
CASE 966–01
ISSUE O

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	---	2.05	---	0.081
A_1	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
c	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
e	1.27 BSC		0.050 BSC	
H_E	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
L_E	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q_1	0.70	0.90	0.028	0.035
Z	---	0.78	---	0.031