



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MC68HC908GR8A MC68HC908GR4A

## Data Sheet

***M68HC08  
Microcontrollers***

MC68HC908GR8A  
Rev. 5  
04/2007

[freescale.com](http://freescale.com)



# MC68HC908GR8A

# MC68HC908GR4A

## Data Sheet

---

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.  
This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc., 2005, 2007. All rights reserved.

## Revision History

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

## Revision History

Date	Revision Level	Description	Page Number(s)
April, 2003	0	Initial release	N/A
October, 2004	1	Module construction and style updated to meet current publications standards.	Throughout
		IRQ1 changed to IRQ	Throughout
		Mask option register changed to configuration register	Throughout
		Deleted references to DMA module and bits	Throughout
		FLASH memory operation details updated	<a href="#">40—42</a>
		3.3.4 Conversion — Clarified ADC details	50
		3.7.1 ADC Status and Control Register — Corrected COCO bit functionality	51
		Table 4-1. Numeric Example — Corrected and improved examples	61
		Table 4-4. Example Filter Component Values — Added more values	73
		Chapter 5 Configuration Register (CONFIG) — Updated COP timeout selections	75, 76
		6.2 Functional Description — Updated block diagram and timeout values	79, 80
		Table 7-1. Instruction Set Summary — Corrected STOP and added WAIT instruction	92, 93
		8.3 Functional Description — Updated IRQ description	95
		8.4 IRQ Pin — Updated IRQ description	97
		Chapter 12 Input/Output (I/O) Ports — Corrected Figures 12-4, 12-11, 12-15	118, 123, 126
		Figure 13-3. SCI Module Block Diagram — Corrected diagram	134
		Figure 13-5. SCI Transmitter — Updated diagram	136
		Figure 13-6. SCI Receiver Block Diagram — Updated Diagram	139
		Chapter 14 System Integration Module (SIM) — Clarified SIM features and functionality	<a href="#">157—173</a>
		16.3 Functional Description — Updated TBM description	195
		Table 17-3. Mode, Edge, and Level Selection — Added software compare condition	213
		Chapter 18 Development Support — Combined Break and Monitor Mode modules	<a href="#">215—230</a>
		18.2.1 Functional Description — Corrected Break description	215
		18.3 Monitor Module (MON) — Reworked for clarity	221
		19.5 5.0 V DC Electrical Characteristics — Changed $V_{TST}$ max to 8.5 V	233
		19.6 3.0 V DC Electrical Characteristics — Changed $V_{TST}$ max to 8.5 V	234
19.15.1 CGM Component Specifications — Corrected and updated values	247		
19.15.2 CGM Electrical Specifications — Corrected and updated values	247		
19.17 Memory Characteristics — Updated memory characteristics table	248		

## Revision History

Date	Revision Level	Description	Page Number(s)
October, 2004	2	19.17 Memory Characteristics — Corrected values for FLASH read bus clock frequency.	248
June, 2005	3	19.2 Absolute Maximum Ratings — Corrected value for supply voltage	229
		19.5 5.0 V DC Electrical Characteristics — Corrected stop IDD and I/O ports Hi-Z leakage current values.	231
		19.6 3.0 V DC Electrical Characteristics — Corrected stop IDD and I/O ports Hi-Z leakage current values.	232
		20.3 Package Dimensions — Updated package information.	247
March, 2006	4	10.5 Clock Generator Module (CGM) — Updated description to remove erroneous information.	106
April, 2007	5	<a href="#">Chapter 5 Configuration Register (CONFIG)</a> — Replaced COPCLK with CGMXCLK and corrected what set and cleared indicate for bit CONFIG1_COPRS	<a href="#">75</a>
		<a href="#">10.6.2 Stop Mode</a> — Replaced COPCLK with CGMXCLK	<a href="#">107</a>



## List of Chapters

Chapter 1 General Description . . . . .	19
Chapter 2 Memory . . . . .	27
Chapter 3 Analog-to-Digital Converter (ADC) . . . . .	47
Chapter 4 Clock Generator Module (CGM) . . . . .	55
Chapter 5 Configuration Register (CONFIG) . . . . .	75
Chapter 6 Computer Operating Properly (COP) Module . . . . .	79
Chapter 7 Central Processor Unit (CPU) . . . . .	83
Chapter 8 External Interrupt (IRQ) . . . . .	95
Chapter 9 Keyboard Interrupt Module (KBI) . . . . .	99
Chapter 10 Low-Power Modes . . . . .	105
Chapter 11 Low-Voltage Inhibit (LVI) . . . . .	111
Chapter 12 Input/Output (I/O) Ports . . . . .	115
Chapter 13 Serial Communications Interface (SCI) Module . . . . .	131
Chapter 14 System Integration Module (SIM) . . . . .	157
Chapter 15 Serial Peripheral Interface (SPI) Module . . . . .	175
Chapter 16 Timebase Module (TBM) . . . . .	195
Chapter 17 Timer Interface Module (TIM1 and TIM2) . . . . .	199
Chapter 18 Development Support . . . . .	215
Chapter 19 Electrical Specifications . . . . .	231
Chapter 20 Ordering Information and Mechanical Specifications . . . . .	249





# Table of Contents

## Chapter 1 General Description

1.1	Introduction	19
1.2	Features	19
1.2.1	Standard Features	19
1.2.2	Features of the CPU08	20
1.3	MCU Block Diagram	21
1.4	Pin Assignments	22
1.5	Pin Functions	23
1.5.1	Power Supply Pins ( $V_{DD}$ and $V_{SS}$ )	23
1.5.2	Oscillator Pins (OSC1 and OSC2)	23
1.5.3	External Reset Pin ( $\overline{RST}$ )	23
1.5.4	External Interrupt Pin ( $\overline{IRQ}$ )	23
1.5.5	CGM Power Supply Pins ( $V_{DDA}$ and $V_{SSA}$ )	24
1.5.6	External Filter Capacitor Pin ( $V_{CGMXFC}$ )	24
1.5.7	ADC Power Supply/Reference Pins ( $V_{DDAD}/V_{REFH}$ and $V_{SSAD}/V_{REFL}$ )	24
1.5.8	Port A Input/Output (I/O) Pins (PTA3/KBD3–PTA0/KBD0)	24
1.5.9	Port B I/O Pins (PTB5/AD5–PTB0/AD0)	24
1.5.10	Port C I/O Pins (PTC1 and PTC0)	24
1.5.11	Port D I/O Pins (PTD6/T2CH0–PTD0/ $\overline{SS}$ )	24
1.5.12	Port E I/O Pins (PTE1/RxD and PTE0/TxD)	25

## Chapter 2 Memory

2.1	Introduction	27
2.2	Unimplemented Memory Locations	27
2.3	Reserved Memory Locations	27
2.4	Input/Output (I/O) Section	27
2.5	Random-Access Memory (RAM)	38
2.6	FLASH Memory (FLASH)	38
2.6.1	Functional Description	38
2.6.2	FLASH Control Register	39
2.6.3	FLASH Page Erase Operation	40
2.6.4	FLASH Mass Erase Operation	40
2.6.5	FLASH Program/Read Operation	41
2.6.6	FLASH Block Protection	42
2.6.7	FLASH Block Protect Register	44
2.6.8	Wait Mode	45
2.6.9	Stop Mode	45

## Chapter 3 Analog-to-Digital Converter (ADC)

3.1	Introduction .....	47
3.2	Features .....	47
3.3	Functional Description .....	47
3.3.1	ADC Port I/O Pins .....	47
3.3.2	Voltage Conversion .....	49
3.3.3	Conversion Time .....	50
3.3.4	Conversion .....	50
3.3.5	Accuracy and Precision .....	50
3.4	Interrupts .....	50
3.5	Low-Power Modes .....	50
3.5.1	Wait Mode .....	50
3.5.2	Stop Mode .....	50
3.6	I/O Signals .....	51
3.6.1	ADC Analog Ground Pin ( $V_{SSAD}$ )/ADC Voltage Reference Low Pin ( $V_{REFL}$ ) .....	51
3.6.2	ADC Analog Power Pin ( $V_{DDAD}$ )/ADC Voltage Reference High Pin ( $V_{REFH}$ ) .....	51
3.6.3	ADC Voltage In ( $V_{ADIN}$ ) .....	51
3.7	I/O Registers .....	51
3.7.1	ADC Status and Control Register .....	51
3.7.2	ADC Data Register .....	53
3.7.3	ADC Clock Register .....	53

## Chapter 4 Clock Generator Module (CGM)

4.1	Introduction .....	55
4.2	Features .....	55
4.3	Functional Description .....	55
4.3.1	Crystal Oscillator Circuit .....	57
4.3.2	Phase-Locked Loop Circuit (PLL) .....	57
4.3.3	PLL Circuits .....	57
4.3.4	Acquisition and Tracking Modes .....	58
4.3.5	Manual and Automatic PLL Bandwidth Modes .....	58
4.3.6	Programming the PLL .....	59
4.3.7	Special Programming Exceptions .....	62
4.3.8	Base Clock Selector Circuit .....	62
4.3.9	CGM External Connections .....	62
4.4	I/O Signals .....	63
4.4.1	Crystal Amplifier Input Pin (OSC1) .....	63
4.4.2	Crystal Amplifier Output Pin (OSC2) .....	63
4.4.3	External Filter Capacitor Pin (CGMXFC) .....	63
4.4.4	PLL Analog Power Pin ( $V_{DDA}$ ) .....	64
4.4.5	PLL Analog Ground Pin ( $V_{SSA}$ ) .....	64
4.4.6	Oscillator Enable Signal (SIMOSCEN) .....	64
4.4.7	Oscillator Stop Mode Enable Bit (OSCSTOPENB) .....	64
4.4.8	Crystal Output Frequency Signal (CGMXCLK) .....	64
4.4.9	CGM Base Clock Output (CGMOUT) .....	64
4.4.10	CGM CPU Interrupt (CGMINT) .....	64

4.5	CGM Registers .....	65
4.5.1	PLL Control Register .....	66
4.5.2	PLL Bandwidth Control Register .....	67
4.5.3	PLL Multiplier Select Register High .....	68
4.5.4	PLL Multiplier Select Register Low .....	69
4.5.5	PLL VCO Range Select Register .....	69
4.5.6	PLL Reference Divider Select Register .....	70
4.6	Interrupts .....	70
4.7	Special Modes .....	71
4.7.1	Wait Mode .....	71
4.7.2	Stop Mode .....	71
4.7.3	CGM During Break Interrupts .....	71
4.8	Acquisition/Lock Time Specifications .....	71
4.8.1	Acquisition/Lock Time Definitions .....	72
4.8.2	Parametric Influences on Reaction Time .....	72
4.8.3	Choosing a Filter .....	73

## Chapter 5 Configuration Register (CONFIG)

5.1	Introduction .....	75
5.2	Functional Description .....	75

## Chapter 6 Computer Operating Properly (COP) Module

6.1	Introduction .....	79
6.2	Functional Description .....	79
6.3	I/O Signals .....	80
6.3.1	CGMXCLK .....	80
6.3.2	STOP Instruction .....	80
6.3.3	COPCTL Write .....	80
6.3.4	Power-On Reset .....	80
6.3.5	Internal Reset .....	80
6.3.6	COPD (COP Disable) .....	81
6.3.7	COPRS (COP Rate Select) .....	81
6.4	COP Control Register .....	81
6.5	Interrupts .....	81
6.6	Monitor Mode .....	81
6.7	Low-Power Modes .....	81
6.7.1	Wait Mode .....	81
6.7.2	Stop Mode .....	81
6.8	COP Module During Break Mode .....	82

## Chapter 7 Central Processor Unit (CPU)

7.1	Introduction .....	83
7.2	Features .....	83

## Table of Contents

7.3	CPU Registers . . . . .	83
7.3.1	Accumulator . . . . .	84
7.3.2	Index Register . . . . .	84
7.3.3	Stack Pointer . . . . .	85
7.3.4	Program Counter . . . . .	85
7.3.5	Condition Code Register . . . . .	86
7.4	Arithmetic/Logic Unit (ALU) . . . . .	87
7.5	Low-Power Modes . . . . .	87
7.5.1	Wait Mode . . . . .	87
7.5.2	Stop Mode . . . . .	87
7.6	CPU During Break Interrupts . . . . .	87
7.7	Instruction Set Summary . . . . .	88
7.8	Opcode Map . . . . .	93

## Chapter 8 External Interrupt (IRQ)

8.1	Introduction . . . . .	95
8.2	Features . . . . .	95
8.3	Functional Description . . . . .	95
8.4	$\overline{\text{IRQ}}$ Pin . . . . .	97
8.5	IRQ Module During Break Interrupts . . . . .	97
8.6	IRQ Status and Control Register . . . . .	98

## Chapter 9 Keyboard Interrupt Module (KBI)

9.1	Introduction . . . . .	99
9.2	Features . . . . .	99
9.3	Functional Description . . . . .	99
9.4	Keyboard Initialization . . . . .	102
9.5	Low-Power Modes . . . . .	102
9.5.1	Wait Mode . . . . .	102
9.5.2	Stop Mode . . . . .	103
9.6	Keyboard Module During Break Interrupts . . . . .	103
9.7	I/O Registers . . . . .	103
9.7.1	Keyboard Status and Control Register . . . . .	103
9.7.2	Keyboard Interrupt Enable Register . . . . .	104

## Chapter 10 Low-Power Modes

10.1	Introduction . . . . .	105
10.1.1	Wait Mode . . . . .	105
10.1.2	Stop Mode . . . . .	105
10.2	Analog-to-Digital Converter (ADC) . . . . .	105
10.2.1	Wait Mode . . . . .	105
10.2.2	Stop Mode . . . . .	105
10.3	Break Module (BRK) . . . . .	106
10.3.1	Wait Mode . . . . .	106
10.3.2	Stop Mode . . . . .	106

10.4	Central Processor Unit (CPU)	106
10.4.1	Wait Mode	106
10.4.2	Stop Mode	106
10.5	Clock Generator Module (CGM)	106
10.5.1	Wait Mode	106
10.5.2	Stop Mode	106
10.6	Computer Operating Properly Module (COP)	107
10.6.1	Wait Mode	107
10.6.2	Stop Mode	107
10.7	External Interrupt Module (IRQ)	107
10.7.1	Wait Mode	107
10.7.2	Stop Mode	107
10.8	Keyboard Interrupt Module (KBI)	107
10.8.1	Wait Mode	107
10.8.2	Stop Mode	107
10.9	Low-Voltage Inhibit Module (LVI)	108
10.9.1	Wait Mode	108
10.9.2	Stop Mode	108
10.10	Serial Communications Interface Module (SCI)	108
10.10.1	Wait Mode	108
10.10.2	Stop Mode	108
10.11	Serial Peripheral Interface Module (SPI)	108
10.11.1	Wait Mode	108
10.11.2	Stop Mode	108
10.12	Timer Interface Module (TIM1 and TIM2)	109
10.12.1	Wait Mode	109
10.12.2	Stop Mode	109
10.13	Timebase Module (TBM)	109
10.13.1	Wait Mode	109
10.13.2	Stop Mode	109
10.14	Exiting Stop Mode	109

## Chapter 11 Low-Voltage Inhibit (LVI)

11.1	Introduction	111
11.2	Features	111
11.3	Functional Description	111
11.3.1	Polled LVI Operation	112
11.3.2	Forced Reset Operation	112
11.3.3	Voltage Hysteresis Protection	113
11.3.4	LVI Trip Selection	113
11.4	LVI Status Register	113
11.5	LVI Interrupts	113
11.6	Low-Power Modes	113
11.6.1	Wait Mode	114
11.6.2	Stop Mode	114

## Chapter 12 Input/Output (I/O) Ports

12.1	Introduction .....	115
12.2	Port A .....	117
12.2.1	Port A Data Register .....	117
12.2.2	Data Direction Register A .....	118
12.2.3	Port A Input Pullup Enable Register .....	119
12.3	Port B .....	120
12.3.1	Port B Data Register .....	120
12.3.2	Data Direction Register B .....	120
12.4	Port C .....	122
12.4.1	Port C Data Register .....	122
12.4.2	Data Direction Register C .....	122
12.4.3	Port C Input Pullup Enable Register .....	124
12.5	Port D .....	124
12.5.1	Port D Data Register .....	124
12.5.2	Data Direction Register D .....	125
12.5.3	Port D Input Pullup Enable Register .....	127
12.6	Port E .....	127
12.6.1	Port E Data Register .....	127
12.6.2	Data Direction Register E .....	128

## Chapter 13 Serial Communications Interface (SCI) Module

13.1	Introduction .....	131
13.2	Features .....	131
13.3	Pin Name Conventions .....	133
13.4	Functional Description .....	133
13.4.1	Data Format .....	133
13.4.2	Transmitter .....	135
13.4.2.1	Character Length .....	135
13.4.2.2	Character Transmission .....	137
13.4.2.3	Break Characters .....	137
13.4.2.4	Idle Characters .....	138
13.4.2.5	Inversion of Transmitted Output .....	138
13.4.2.6	Transmitter Interrupts .....	138
13.4.3	Receiver .....	138
13.4.3.1	Character Length .....	138
13.4.3.2	Character Reception .....	138
13.4.3.3	Data Sampling .....	140
13.4.3.4	Framing Errors .....	141
13.4.3.5	Baud Rate Tolerance .....	142
13.4.3.6	Receiver Wakeup .....	143
13.4.3.7	Receiver Interrupts .....	144
13.4.3.8	Error Interrupts .....	144
13.5	Low-Power Modes .....	144
13.5.1	Wait Mode .....	144
13.5.2	Stop Mode .....	145

13.6	SCI During Break Module Interrupts	145
13.7	I/O Signals	145
13.7.1	PTE0/TxD (Transmit Data)	145
13.7.2	PTE1/RxD (Receive Data)	145
13.8	I/O Registers	146
13.8.1	SCI Control Register 1	146
13.8.2	SCI Control Register 2	148
13.8.3	SCI Control Register 3	149
13.8.4	SCI Status Register 1	150
13.8.5	SCI Status Register 2	153
13.8.6	SCI Data Register	154
13.8.7	SCI Baud Rate Register	154

## Chapter 14 System Integration Module (SIM)

14.1	Introduction	157
14.2	SIM Bus Clock Control and Generation	159
14.2.1	Bus Timing	159
14.2.2	Clock Startup from POR or LVI Reset	159
14.2.3	Clocks in Stop Mode and Wait Mode	159
14.3	Reset and System Initialization	160
14.3.1	External Pin Reset	160
14.3.2	Active Resets from Internal Sources	160
14.3.2.1	Power-On Reset	161
14.3.2.2	Computer Operating Properly (COP) Reset	162
14.3.2.3	Illegal Opcode Reset	162
14.3.2.4	Illegal Address Reset	162
14.3.2.5	Low-Voltage Inhibit (LVI) Reset	162
14.3.2.6	Monitor Mode Entry Module Reset (MODRST)	163
14.4	SIM Counter	163
14.4.1	SIM Counter During Power-On Reset	163
14.4.2	SIM Counter During Stop Mode Recovery	163
14.4.3	SIM Counter and Reset States	163
14.5	Exception Control	163
14.5.1	Interrupts	164
14.5.1.1	Hardware Interrupts	166
14.5.1.2	SWI Instruction	166
14.5.1.3	Interrupt Status Registers	167
14.5.2	Reset	168
14.5.3	Break Interrupts	168
14.5.4	Status Flag Protection in Break Mode	168
14.6	Low-Power Modes	169
14.6.1	Wait Mode	169
14.6.2	Stop Mode	170
14.7	SIM Registers	171
14.7.1	SIM Break Status Register	171
14.7.2	SIM Reset Status Register	172
14.7.3	SIM Break Flag Control Register	173



## Chapter 15 Serial Peripheral Interface (SPI) Module

15.1	Introduction .....	175
15.2	Features .....	175
15.3	Functional Description .....	175
15.3.1	Master Mode .....	178
15.3.2	Slave Mode .....	178
15.4	Transmission Formats .....	179
15.4.1	Clock Phase and Polarity Controls .....	179
15.4.2	Transmission Format When CPHA = 0 .....	179
15.4.3	Transmission Format When CPHA = 1 .....	180
15.4.4	Transmission Initiation Latency .....	181
15.5	Queuing Transmission Data .....	183
15.6	Error Conditions .....	184
15.6.1	Overflow Error .....	184
15.6.2	Mode Fault Error .....	185
15.7	Interrupts .....	186
15.8	Resetting the SPI .....	188
15.9	Low-Power Modes .....	188
15.9.1	Wait Mode .....	188
15.9.2	Stop Mode .....	188
15.10	SPI During Break Interrupts .....	188
15.11	I/O Signals .....	189
15.11.1	MISO (Master In/Slave Out) .....	189
15.11.2	MOSI (Master Out/Slave In) .....	189
15.11.3	SPSCK (Serial Clock) .....	189
15.11.4	$\overline{SS}$ (Slave Select) .....	190
15.12	I/O Registers .....	191
15.12.1	SPI Control Register .....	191
15.12.2	SPI Status and Control Register .....	192
15.12.3	SPI Data Register .....	194

## Chapter 16 Timebase Module (TBM)

16.1	Introduction .....	195
16.2	Features .....	195
16.3	Functional Description .....	195
16.4	Interrupts .....	195
16.5	Low-Power Modes .....	196
16.5.1	Wait Mode .....	196
16.5.2	Stop Mode .....	196
16.6	Timebase Control Register .....	197

## Chapter 17 Timer Interface Module (TIM1 and TIM2)

17.1	Introduction .....	199
17.2	Features .....	201

17.3	Pin Name Conventions	201
17.4	Functional Description	201
17.4.1	TIM Counter Prescaler	203
17.4.2	Input Capture	203
17.4.3	Output Compare	204
17.4.3.1	Unbuffered Output Compare	204
17.4.3.2	Buffered Output Compare	204
17.4.4	Pulse Width Modulation (PWM)	205
17.4.4.1	Unbuffered PWM Signal Generation	205
17.4.4.2	Buffered PWM Signal Generation	206
17.4.4.3	PWM Initialization	206
17.5	Interrupts	207
17.6	Low-Power Modes	207
17.6.1	Wait Mode	207
17.6.2	Stop Mode	208
17.7	TIM During Break Interrupts	208
17.8	I/O Signals	208
17.9	I/O Registers	208
17.9.1	TIM Status and Control Register	208
17.9.2	TIM Counter Registers	210
17.9.3	TIM Counter Modulo Registers	210
17.9.4	TIM Channel Status and Control Registers	211
17.9.5	TIM Channel Registers	214

## Chapter 18 Development Support

18.1	Introduction	215
18.2	Break Module (BRK)	215
18.2.1	Functional Description	215
18.2.1.1	Flag Protection During Break Interrupts	218
18.2.1.2	TIM During Break Interrupts	218
18.2.1.3	COP During Break Interrupts	218
18.2.2	Break Module Registers	218
18.2.2.1	Break Status and Control Register	219
18.2.2.2	Break Address Registers	219
18.2.2.3	SIM Break Status Register	220
18.2.2.4	SIM Break Flag Control Register	220
18.2.3	Low-Power Modes	220
18.3	Monitor Module (MON)	221
18.3.1	Functional Description	221
18.3.1.1	Normal Monitor Mode	225
18.3.1.2	Forced Monitor Mode	225
18.3.1.3	Monitor Vectors	225
18.3.1.4	Data Format	226
18.3.1.5	Break Signal	226
18.3.1.6	Baud Rate	226
18.3.1.7	Commands	226
18.3.2	Security	230

**Chapter 19**  
**Electrical Specifications**

19.1	Introduction . . . . .	231
19.2	Absolute Maximum Ratings . . . . .	231
19.3	Functional Operating Range . . . . .	232
19.4	Thermal Characteristics . . . . .	232
19.5	5.0 V DC Electrical Characteristics . . . . .	233
19.6	3.0 V DC Electrical Characteristics . . . . .	234
19.7	5.0 V Control Timing . . . . .	236
19.8	3.0 V Control Timing . . . . .	236
19.9	Output High-Voltage Characteristics . . . . .	237
19.10	Output Low-Voltage Characteristics . . . . .	239
19.11	Typical Supply Currents . . . . .	241
19.12	ADC Characteristics . . . . .	242
19.13	5.0 V SPI Characteristics . . . . .	243
19.14	3.0 V SPI Characteristics . . . . .	244
19.15	Clock Generation Module Characteristics . . . . .	247
19.15.1	CGM Component Specifications . . . . .	247
19.15.2	CGM Electrical Specifications . . . . .	247
19.16	Timer Interface Module Characteristics . . . . .	248
19.17	Memory Characteristics . . . . .	248

**Chapter 20**  
**Ordering Information and Mechanical Specifications**

20.1	Introduction . . . . .	249
20.2	MC Order Numbers . . . . .	249
20.3	Package Dimensions . . . . .	249

# Chapter 1

## General Description

### 1.1 Introduction

The MC68HC908GR8A is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

This document also describes the MC68HC908GR4A. The MC68HC908GR4A is a device identical to the MC68HC908GR8A except that it has less FLASH memory. Only when there are differences from the MC68HC908GR8A is the MC68HC908GR4A specifically mentioned in the text.

### 1.2 Features

For convenience, features have been organized to reflect:

- Standard features
- Features of the CPU08

#### 1.2.1 Standard Features

Features include:

- High-performance M68HC08 architecture optimized for C-compilers
- Fully upward-compatible object code with M6805, M146805, and M68HC05 Families
- 8-MHz internal bus frequency
- Clock generation module supporting 1-MHz to 8-MHz crystals
- FLASH program memory security<sup>(1)</sup>
- On-chip programming firmware for use with host personal computer which does not require high voltage for entry
- In-system programming (ISP)
- System protection features:
  - Optional computer operating properly (COP) reset
  - Low-voltage detection with optional reset and selectable trip points for 3.0-V and 5.0-V operation
  - Illegal opcode detection with reset
  - Illegal address detection with reset
- Low-power design; fully static with stop and wait modes
- Standard low-power modes of operation:
  - Wait mode
  - Stop mode

---

1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.

## General Description

- Master reset pin and power-on reset (POR)
- 7680 bytes of on-chip FLASH memory on the MC68HC908GR8A and 4096 bytes of on-chip FLASH memory on the MC68HC908GR4A with in-circuit programming capabilities of FLASH program memory.
- 384 bytes of on-chip random-access memory (RAM)
- 544 bytes of FLASH programming routines read-only memory (ROM)
- Serial peripheral interface (SPI) module
- Serial communications interface (SCI) module
- One 16-bit, 2-channel timer (TIM1) and one 16-bit, 1-channel timer (TIM2) interface modules with selectable input capture, output compare, and pulse-width modulation (PWM) capability on each channel
- Up to 6-channel, 8-bit successive approximation analog-to-digital converter (ADC) depending on package choice
- BREAK (BRK) module to allow single breakpoint setting during in-circuit debugging
- Internal pullups on  $\overline{IRQ}$  and  $\overline{RST}$  to reduce system cost
- Up to 21 general-purpose input/output (I/O) pins
- Selectable pullups on inputs only on ports A, C, and D. Selection is on an individual port bit basis. During output mode, pullups are disengaged.
- High current 10-mA sink/source capability on all port pins
- Higher current 15-mA sink/source capability on PTC0–PTC1
- Timebase module (TBM) with clock prescaler circuitry for eight user selectable periodic real-time interrupts with optional active clock source during stop mode for periodic wakeup from stop using an external crystal
- User selection of having the oscillator enabled or disabled during stop mode
- 4-bit keyboard wakeup port
- Available packages:
  - 32-pin low-profile quad flat pack (LQFP)
  - 28-pin plastic dual in-line package (DIP)
  - 28-pin small outline integrated circuit (SOIC)
- Specific features of the MC68HC908GR8A in 28-pin DIP and 28-pin SOIC are:
  - Port B is only 4 bits: PTB0–PTB3; 4-channel ADC module
  - No port C bits


### 1.2.2 Features of the CPU08

Features of the CPU08 include:

- Enhanced HC05 programming model
- Extensive loop control functions
- 16 addressing modes (eight more than the HC05)
- 16-bit index register and stack pointer
- Memory-to-memory data transfers
- Fast  $8 \times 8$  multiply instruction
- Fast 16/8 divide instruction
- Binary-coded decimal (BCD) instructions
- Optimization for controller applications
- Efficient C language support

### 1.3 MCU Block Diagram

Figure 1-1 shows the structure of the MC68HC908GR8A.



1. Ports are software configurable with pullup device if input port.
2. Higher current drive port pins
3. Pin contains integrated pullup device

Figure 1-1. MCU Block Diagram

## 1.4 Pin Assignments

Figure 1-2 illustrates the pin assignments for the 32-pin LQFP. Figure 1-3 illustrates the pin assignments for the 28-pin DIP and 28-pin SOIC.





Figure 1-2. 32-Pin LQFP Pin Assignments



NOTE: Ports PTB4, PTB5, PTC0, and PTC1 are available only with the LQFP.

Figure 1-3. 28-Pin DIP and SOIC Pin Assignments


## 1.5 Pin Functions

Descriptions of the pin functions are provided here.

### 1.5.1 Power Supply Pins ( $V_{DD}$ and $V_{SS}$ )

$V_{DD}$  and  $V_{SS}$  are the power supply and ground pins. The MCU operates from a single power supply.

Fast signal transitions on MCU pins place high, short-duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU as [Figure 1-4](#) shows. Place the C1 bypass capacitor as close to the MCU as possible. Use a high-frequency-response ceramic capacitor for C1. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.



Note: Component values shown represent typical applications.

**Figure 1-4. Power Supply Bypassing**

### 1.5.2 Oscillator Pins (OSC1 and OSC2)

OSC1 and OSC2 are the connections for an external crystal, resonator, or clock circuit. See [Chapter 4 Clock Generator Module \(CGM\)](#).

### 1.5.3 External Reset Pin ( $\overline{RST}$ )

A 0 on the  $\overline{RST}$  pin forces the MCU to a known startup state.  $\overline{RST}$  is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted. This pin contains an internal pullup resistor. See [Chapter 14 System Integration Module \(SIM\)](#).

### 1.5.4 External Interrupt Pin ( $\overline{IRQ}$ )

$\overline{IRQ}$  is an asynchronous external interrupt pin. This pin contains an internal pullup resistor. See [Chapter 8 External Interrupt \(IRQ\)](#).



### 1.5.5 CGM Power Supply Pins ( $V_{DDA}$ and $V_{SSA}$ )

$V_{DDA}$  and  $V_{SSA}$  are the power supply pins for the analog portion of the clock generator module (CGM). Decoupling of these pins should be as per the digital supply. See [Chapter 4 Clock Generator Module \(CGM\)](#).

### 1.5.6 External Filter Capacitor Pin ( $V_{CGMXFC}$ )

$V_{CGMXFC}$  is an external filter capacitor connection for the CGM. See [Chapter 4 Clock Generator Module \(CGM\)](#).

### 1.5.7 ADC Power Supply/Reference Pins ( $V_{DDAD}/V_{REFH}$ and $V_{SSAD}/V_{REFL}$ )

$V_{DDAD}$  and  $V_{SSAD}$  are the power supply pins to the analog-to-digital converter (ADC).  $V_{REFH}$  and  $V_{REFL}$  are the reference voltage pins for the ADC.  $V_{REFH}$  is the high reference supply for the ADC, and by default the  $V_{DDAD}/V_{REFH}$  pin should be externally filtered and connected to the same voltage potential as  $V_{DD}$ .  $V_{REFL}$  is the low reference supply for the ADC, and by default the  $V_{SSAD}/V_{REFL}$  pin should be connected to the same voltage potential as  $V_{SS}$ . See [Chapter 3 Analog-to-Digital Converter \(ADC\)](#).

### 1.5.8 Port A Input/Output (I/O) Pins ( $\overline{PTA3/KBD3}$ – $\overline{PTA0/KBD0}$ )

$\overline{PTA3}$ – $\overline{PTA0}$  are special-function, bidirectional I/O port pins. Any or all of the port A pins can be programmed to serve as keyboard interrupt pins. See [Chapter 12 Input/Output \(I/O\) Ports](#) and [Chapter 9 Keyboard Interrupt Module \(KBI\)](#).

These port pins also have selectable pullups when configured for input mode. The pullups are disengaged when configured for output mode. The pullups are selectable on an individual port bit basis.

### 1.5.9 Port B I/O Pins ( $\overline{PTB5/AD5}$ – $\overline{PTB0/AD0}$ )

$\overline{PTB5}$ – $\overline{PTB0}$  are special-function, bidirectional I/O port pins that can also be used for analog-to-digital converter (ADC) inputs. See [Chapter 12 Input/Output \(I/O\) Ports](#) and [Chapter 3 Analog-to-Digital Converter \(ADC\)](#).

### 1.5.10 Port C I/O Pins ( $\overline{PTC1}$ and $\overline{PTC0}$ )

$\overline{PTC1}$  and  $\overline{PTC0}$  are general-purpose, bidirectional I/O port pins.  $\overline{PTC1}$ – $\overline{PTC0}$  are only available on the 32-pin LQFP package. See [Chapter 12 Input/Output \(I/O\) Ports](#).

These port pins also have selectable pullups when configured for input mode. The pullups are disengaged when configured for output mode. The pullups are selectable on an individual port bit basis.

### 1.5.11 Port D I/O Pins ( $\overline{PTD6/T2CH0}$ – $\overline{PTD0/SS}$ )

$\overline{PTD6}$ – $\overline{PTD0}$  are special-function, bidirectional I/O port pins.  $\overline{PTD3}$ – $\overline{PTD0}$  can be programmed to be serial peripheral interface (SPI) pins, while  $\overline{PTD6}$ – $\overline{PTD4}$  can be individually programmed to be timer interface module (TIM1 and TIM2) pins. See [Chapter 17 Timer Interface Module \(TIM1 and TIM2\)](#), [Chapter 15 Serial Peripheral Interface \(SPI\) Module](#), and [Chapter 12 Input/Output \(I/O\) Ports](#).

These port pins also have selectable pullups when configured for input mode. The pullups are disengaged when configured for output mode. The pullups are selectable on an individual port bit basis.

### 1.5.12 Port E I/O Pins (PTE1/RxD and PTE0/TxD)

PTE1 and PTE0 are special-function, bidirectional I/O port pins. These pins can also be programmed to be serial communications interface (SCI) pins. See [Chapter 13 Serial Communications Interface \(SCI\) Module](#) and [Chapter 12 Input/Output \(I/O\) Ports](#).

**NOTE**

*Any unused inputs and I/O ports should be tied to an appropriate logic level (either  $V_{DD}$  or  $V_{SS}$ ). Although the I/O ports of the MC68HC908GR8A do not require termination, termination is recommended to reduce the possibility of static damage.*