## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Freescale Semiconductor
Data Sheet: Advanced Information
An Energy-Efficient Solution from Freescale

## MC9S08JE128 series

Covers: MC9S08JE128 and MC9S08JE64

## 8-Bit HCS08 Central Processor Unit (CPU)

- Up to $48-\mathrm{MHz}$ CPU above $2.4 \mathrm{~V}, 40 \mathrm{MHz}$ CPU above 2.1 V , and 20 MHz CPU above 1.8 V across temperature of $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
- HCSO8 instruction set with added BGND instruction
- Support for up to 32 interrupt/reset sources


## On-Chip Memory

- 128 K Dual Array Flash read/program/erase over full operating voltage and temperature
- 12 KB Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and Flash


## Power-Saving Modes

- Two ultra-low power stop modes. Peripheral clock enable register can disable clocks to unused modules to reduce currents
- Time of Day (TOD) — Ultra-low power $1 / 4 \mathrm{sec}$ counter with up to 64s timeout.
- Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to the TOD. 6 usec typical wake up time from stop3 mode


## Clock Source Options

- Oscillator (XOSC1) - Loop-control Pierce oscillator; 32.768 kHz crystal or ceramic resonator dedicated for TOD operation.
- Oscillator (XOSC2) - for high frequency crystal input for MCG reference to be used for system clock and USB operations.
- Multipurpose Clock Generator (MCG) - PLL and FLL; precision trimming of internal reference allows $0.2 \%$ resolution and $2 \%$ deviation over temperature and voltage; supports CPU frequencies from 4 kHz to 48 MHz .


## System Protection

- Watchdog computer operating properly (COP) reset Watchdog computer operating properly (COP) reset with option to run from dedicated $1-\mathrm{kHz}$ internal clock source or bus clock
- Low-voltage detection with reset or interrupt; selectable trip points; separate low-voltage warning with optional interrupt; selectable trip points
- Illegal opcode and illegal address detection with reset
- Flash block protection for each array to prevent accidental write/erasure
- Hardware CRC to support fast cyclic redundancy checks


## Development Support

- Single-wire background debug interface
- Real-time debug with 6 hardware breakpoints (4 PC, 1 address and 1 data) Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- On-chip in-circuit emulator (ICE) debug module containing 3 comparators and 9 trigger modes


## Peripherals

- CMT- Carrier Modulator timer for remote control communications. Carrier generator, modulator and driver for dedicated infrared out. Can be used as an output compare timer.
- IIC- Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven


64-LQFP $10 \mathrm{~mm} \times 10 \mathrm{~mm}$


81-MapBGA $10 \mathrm{~mm} \times 10 \mathrm{mr}$
byte-by-byte data transfer; supports broadcast mode and 11-bit addressing

- PRACMP - Analog comparator with selectable interrupt; compare option to programmable internal reference voltage; operation in stop3
- $\mathbf{S C I}$ - Two serial communications interfaces with optional 13-bit break; option to connect Rx input to PRACMP output on SCl1 and SCl2; High current drive on Tx on SCl 1 and SCl 2 ; wake-up from stop3 on Rx edge
- SPI1- Serial peripheral interface (SPI) with 64-bit FIFO buffer; 16-bit or 8-bit data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- SPI2- Serial peripheral interface with full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
- TPM - Two 4-channel Timer/PWM Module; Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator
- USB - Supports USB in full-speed device configuration. On-chip transceiver and 3.3 V regulator help save system cost, fully compliant with USB Specification 2.0. Allows control, bulk, interrupt and isochronous transfers.
- ADC12 - 12-bit Successive approximation ADC with up to 4 dedicated differential channels and 8 single-ended channels; range compare function; $1.7 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V , Configurable hardware trigger for 8 Channel select and result registers
- PDB - Programmable delay block with 16-bit counter and modulus and prescale to set reference clock to bus divided by 1 to bus divided by 2048; 8 trigger outputs for ADC12 module provides periodic coordination of ADC sampling sequence with sequence completion interrupt; Back-to-Back mode and Timed mode
- DAC - 12-bit resolution; 16-word data buffers with configurable watermark.
Input/Output
- Up to 47 GPIOs and 2 output-only pin and 1 input-only pin.
- Voltage Reference output (VREFO).
- Dedicated infrared output pin (IRO) with high current sink capability.
- Up to 16 KBI pins with selectable polarity.


## Package Options

- 81-MBGA $10 \times 10 \mathrm{~mm}$
- 80-LQFP $12 \times 12 \mathrm{~mm}$
- 64-LQFP $10 \times 10 \mathrm{~mm}$


This document contains information on a new product. Specifications and information herein are subject to change without notice.

## Contents

1 Devices in the MC9S08JE128 series.2 Preliminary Electrical Characteristics ..... 12
2.1 Parameter Classification ..... 12
2.2 Absolute Maximum Ratings ..... 13
2.3 Thermal Characteristics ..... 14
2.4 Electrostatic Discharge (ESD) Protection Characteristics ..... 15
2.5 DC Characteristics ..... 16
2.6 Supply Current Characteristics ..... 19
2.7 Comparator (PRACMP) Electricals ..... 21
2.8 12-Bit Digital-to-Analog Converter (DAC12LV) Electricals ..... 22
2.9 ADC Characteristics ..... 23
2.10 MCG and External Oscillator (XOSC) Characteristics ..... 28
2.11 AC Characteristics ..... 31
2.12 SPI Characteristics ..... 32
2.13 Flash Specifications ..... 35
2.14 USB Electricals ..... 36
3 2.15 VREF Specifications ..... 35
3 Ordering Information ..... 41
3.1 Device Numbering System ..... 42
3.2 Package Information. ..... 42
3.3 Mechanical Drawings ..... 42
4 Revision History ..... 43

## Related Documentation

Find the most current versions of all documents at: http://www.freescale.com.

## Reference Manual -MC9S08JE128RM <br> Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

This document contains information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2009-2010. All rights reserved.

## 1 Devices in the MC9S08JE128 series

The following table summarizes the feature set available in the MC9S08JE128 series of MCUs.

Table 1. MC9S08JE128 series Features by MCU and Package

| Feature | MC9S08JE128 |  |  | MC9S08JE64 |
| :---: | :---: | :---: | :---: | :---: |
| Pin quantity | 81 | 80 | 64 | 64 |
| FLASH size (bytes) | 131072 |  |  | 65535 |
| RAM size (bytes) | 12K |  |  | 12K |
| Programmable Analog Comparator (PRACMP) | yes |  |  | yes |
| Debug Module (DBG) | yes |  |  | yes |
| Multipurpose Clock Generator (MCG) | yes |  |  | yes |
| Inter-Integrated Communication (IIC) | yes |  |  | yes |
| Interrupt Request Pin (IRQ) | yes |  |  | yes |
| Keyboard Interrupt (KBI) | 16 | 16 | 7 | 7 |
| Port I/O¹ | 47 | 46 | 33 | 33 |
| Dedicated Analog Input Pins | 12 |  |  | 12 |
| Power and Ground Pins | 8 |  |  | 8 |
| Time Of Day (TOD) | yes |  |  | yes |
| Serial Communications (SCl1) | yes |  |  | yes |
| Serial Communications (SCl2) | yes |  |  | yes |
| Serial Peripheral Interface 1 (SPI1 (FIFO)) | yes |  |  | yes |
| Serial Peripheral Interface 2 (SPI2) | yes |  |  | yes |
| Carrier Modulator Timer pin (IRO) | yes |  |  | yes |
| TPM input clock pin (TPMCLK) | yes |  |  | yes |
| TPM1 channels | 4 |  |  | 4 |
| TPM2 channels | 4 | 4 | 2 | 2 |
| XOSC1 | yes |  |  | yes |
| XOSC2 | yes |  |  | yes |
| USB | yes |  |  | yes |
| Programmable Delay Block (PDB) | yes |  |  | yes |
| SAR ADC differential channels ${ }^{2}$ | 4 | 4 | 3 | 3 |
| SAR ADC single-ended channels | 8 | 8 | 6 | 6 |
| Voltage reference output pin (VREFO) | yes |  |  | yes |

1 Port I/O count does not include two (2) output-only and one (1) input-only pins.
2 Each differential channel is comprised of 2 pin inputs.

## Devices in the MC9S08JE128 series

A complete description of the modules included on each device is provided in the following table.

Table 2. Versions of On-Chip Modules

| Module | Version |
| :--- | :---: |
| Analog-to-Digital Converter (ADC12) | 1 |
| Digital to Analog Converter (DAC) | 1 |
| Programmable Delay Block | 1 |
| Inter-Integrated Circuit (IIC) | 3 |
| Central Processing Unit (CPU) | 5 |
| On-Chip In-Circuit Debug/Emulator (DBG) | 3 |
| Multi-Purpose Clock Generator (MCG) | 3 |
| Low Power Oscillator (XOSCVLP) | 1 |
| Carrier Modulator Timer (CMT) | 1 |
| Programable Analog Comparator (PRACMP) | 1 |
| Serial Communications Interface (SCI) | 4 |
| Serial Peripheral Interface (SPI) | 5 |
| Time of Day (TOD) | 1 |
| Universal Serial Bus (USB) | 1 |
| Timer Pulse-Width Modulator (TPM) | 3 |
| System Integration Module (SIM) | 1 |
| Cyclic Redundancy Check (CRC) | 3 |
| Keyboard Interrupt (KBI) | 2 |
| Voltage Reference (VREF) | 1 |
| Voltage Regulator (VREG) | 1 |
| Interrupt Request (IRQ) | 3 |
| Flash Wrapper | 1 |
| GPIO | 2 |
| Port Control | 1 |
|  |  |

The block diagram in Figure 1 shows the structure of the MC9S08JE128 series MCU.


Figure 1. MC9S08JE128 series Block Diagram

## Devices in the MC9S08JE128 series

### 1.1 Pin Assignments

This section shows the pin assignments for the MC9S08JE128 series devices.

### 1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration.


Figure 2. 64-Pin LQFP

### 1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.


Figure 3. 80-Pin LQFP

### 1.1.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | IRO | PTGO | PTF6 | USB_DP | VBUS | VUSB33 | PTF4 | PTF3 | PTE4 |
| B | PTF7 | PTAO | PTG1 | USB_DM | PTF5 | PTE7 | PTF1 | PTFO | PTE3 |
| C | PTA4 | PTA5 | PTA6 | PTA1 | PTF2 | PTE6 | PTE5 | PTE2 | PTE1 |
| D |  | PTA7 | PTB0 | PTB1 | PTA2 | PTA3 | PTD5 | PTD7 | PTE0 |
| E |  | DADM2 |  | VDD2 | VDD3 | VDD1 | PTD2 | PTD3 | PTD6 |
| F |  | DADP2 |  | VSS2 | VSS3 | VSS1 | PTB7 | PTC7 | PTD4 |
| G | DADP0 | DACO | DADP3 | DADM3 | VREFO | PTB6 | PTCO | PTC1 | PTC2 |
| H | DADM0 | DADM1 | DADP1 |  | PTC3 | PTC4 | PTDO | PTC5 | PTC6 |
| J | VSSA | VREFL | VREFH | VDDA | PTB2 | PTB3 | PTD1 | PTB4 | PTB5 |

Figure 4. 81-Pin MAPBGA

### 1.2 Pin Assignments by Packages

Table 3. Package Pin Assignments

| Package |  |  | Default Function | ALT1 | ALT2 | ALT3 | Composite Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 믐 } \\ & \text { O } \\ & \text { © } \end{aligned}$ |  |  |  |  |  |  |
| B2 | 1 | 1 | PTA0 | $\overline{\text { SS1 }}$ | - | - | PTA0/SS1 |
| A1 | 2 | 2 | IRO | - | - | - | IRO |
| C4 | 3 | - | PTA1 | KBI1P0 | TX1 | - | PTA1/KBI1P0/TX1 |
| D5 | 4 | - | PTA2 | KBI1P1 | RX1 | ADP4 | PTA2/KBI1P1/RX1/ADP4 |
| D6 | 5 | - | PTA3 | KBI1P2 | ADP5 | - | PTA3/KBI1P2/ADP5 |
| C1 | 6 | 3 | PTA4 | - | - | - | PTA4 |
| C2 | 7 | 4 | PTA5 | - | - | - | PTA5 |
| C3 | 8 | 5 | PTA6 | - | - | - | PTA6 |
| D2 | 9 | 6 | PTA7 | - | - | - | PTA7 |
| D3 | 10 | 7 | PTB0 | - | - | - | PTB0 |
| D4 | 11 | 8 | PTB1 | $\overline{\text { BLMS }}$ | - | - | PTB1/BLMS |
| J1 | 12 | 9 | VSSA | - | - | - | VSSA |
| J2 | 13 | 10 | VREFL | - | - | - | VREFL |
| D1 | 14 | 11 | NC | - | - | - | NC |
| E1 | 15 | 12 | NC | - | - | - | NC |
| F2 | 16 | 13 | DADP2 | - | - | - | DADP2 |
| F1 | 17 | 14 | NC | - | - | - | NC |
| E2 | 18 | 15 | DADM2 | - | - | - | DADM2 |
| F3 | 19 | 16 | NC | - | - | - | NC |
| E3 | 20 | 17 | NC | - | - | - | NC |
| G2 | 21 | 18 | DACO | - | - | - | DACO |
| G3 | 22 | 19 | DADP3 | - | - | - | DADP3 |
| H4 | 23 | 20 | NC | - | - | - | NC |
| G4 | 24 | 21 | DADM3 | - | - | - | DADM3 |
| G1 | 25 | 22 | DADP0 | - | - | - | DADP0 |
| H1 | 26 | 23 | DADM0 | - | - | - | DADM0 |
| G5 | 27 | 24 | VREFO | - | - | - | VREFO |
| H3 | 28 | - | DADP1 | - | - | - | DADP1 |
| H2 | 29 | - | DADM1 | - | - | - | DADM1 |

Table 3. Package Pin Assignments (Continued)

| Package |  |  | Default Function | ALT1 | ALT2 | ALT3 | Composite Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \text { O } \end{aligned}$ |  |  |  |  |  |  |
| J3 | 30 | 25 | VREFH | - | - | - | VREFH |
| J4 | 31 | 26 | VDDA | - | - | - | VDDA |
| F4 | 32 | 27 | VSS2 | - | - | - | VSS2 |
| J5 | 33 | 28 | PTB2 | EXTAL1 | - | - | PTB2/EXTAL1 |
| J6 | 34 | 29 | PTB3 | XTAL1 | - | - | PTB3/XTAL1 |
| E4 | 35 | 30 | VDD2 | - | - | - | VDD2 |
| J8 | 36 | 31 | PTB4 | EXTAL2 | - | - | PTB4/EXTAL2 |
| J9 | 37 | 32 | PTB5 | XTAL2 | - | - | PTB5/XTAL2 |
| G6 | 38 | - | PTB6 | KBI1P3 | - | - | PTB6/KBI1P3 |
| F7 | 39 | - | PTB7 | KBI1P4 | - | - | PTB7/KBI1P4 |
| G7 | 40 | 33 | PTC0 | MOSI2 | - | - | PTC0/MOSI2 |
| G8 | 41 | 34 | PTC1 | MISO2 | - | - | PTC1/MISO2 |
| G9 | 42 | 35 | PTC2 | KBI1P5 | SPSCK2 | ADP6 | PTC2/KBI1P5/SPSCK2/ADP6 |
| H5 | 43 | 36 | PTC3 | KBI1P6 | SS2 | ADP7 | PTC3/KB11P6/डS2/ADP7 |
| H6 | 44 | 37 | PTC4 | KBI1P7 | CMPP0 | ADP8 | PTC4/KBI1P7/CMPP0/ADP8 |
| H8 | 45 | 38 | PTC5 | KBI2P0 | CMPP1 | ADP9 | PTC5/KBI2P0/CMPP1/ADP9 |
| H9 | 46 | 39 | PTC6 | KBI2P1 | PRACMPO | ADP10 | PTC6/KBI2P1/PRACMPO/ADP10 |
| F8 | 47 | 40 | PTC7 | KBI2P2 | CLKOUT | ADP11 | PTC7/KBI2P2/CLKOUT/ADP11 |
| H7 | 48 | 41 | PTD0 | BKGD | MS | - | PTD0/BKGD/MS |
| J7 | 49 | 42 | PTD1 | CMPP2 | RESET | - | PTD1/CMPP2/RESET |
| E7 | 50 | 43 | PTD2 | TPM1CH0 | - | - | PTD2TPM1CH0 |
| E8 | 51 | 44 | PTD3 | TPM1CH1 | - | - | PTD3/TPM1CH1 |
| F9 | 52 | 45 | PTD4 | SDA | TPM1CH2 | - | PTD4/SDA/TPM1CH2 |
| D7 | 53 | 46 | PTD5 | SCL | TPM1CH3 | - | PTD5/SCL/TPM1CH3 |
| E9 | 54 | 47 | PTD6 | TX1 | - | - | PTD6/TX1 |
| D8 | 55 | 48 | PTD7 | RX1 | - | - | PTD7/RX1 |
| D9 | 56 | - | PTE0 | KBI2P3 | - | - | PTE0/KBI2P3 |
| C9 | 57 | - | PTE1 | KBI2P4 | - | - | PTE1/KBI2P4 |
| C8 | 58 | - | PTE2 | KBI2P5 | - | - | PTE2/KBI2P5 |
| B9 | 59 | - | PTE3 | KBI2P6 | - | - | PTE3/KBI2P6 |
| A9 | 60 | 49 | PTE4 | CMPP3 | TPMCLK | IRQ | PTE4/CMPP3/TPMCLK/IRQ |

Table 3. Package Pin Assignments (Continued)

| Package |  |  | Default Function | ALT1 | ALT2 | ALT3 | Composite Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbb{y}$ 0 0 0 $\vdots$ $\vdots$ $\vdots$ | $\begin{aligned} & \text { 민 } \\ & \text { O } \\ & \text { © } \end{aligned}$ |  |  |  |  |  |  |
| F5 | 61 | 50 | VSS3 | - | - | - | VSS3 |
| E5 | 62 | 51 | VDD3 | - | - | - | VDD3 |
| C7 | 63 | 52 | PTE5 | TX2 | - | - | PTE5/TX2 |
| C6 | 64 | 53 | PTE6 | RX2 | - | - | PTE6/RX2 |
| B6 | 65 | - | PTE7 | TPM2CH3 | - | - | PTE7/TPM2CH3 |
| B8 | 66 | - | PTF0 | TPM2CH2 | - | - | PTF0/TPM2CH2 |
| B7 | 67 | 54 | PTF1 | RX2 | TPM2CH1 | - | PTF1/RX2/TPM2CH1 |
| C5 | 68 | 55 | PTF2 | TX2 | TPM2CH0 | - | PTF2/TX2/TPM2CH0 |
| A8 | 69 | - | PTF3 | SCL | - | - | PTF3/SCL |
| A7 | 70 | - | PTF4 | SDA | - | - | PTF4/SDA |
| B5 | 71 | - | PTF5 | KBI2P7 | - | - | PTF5/KBI2P7 |
| A6 | 72 | 56 | VUSB33 | - | - | - | VUSB33 |
| B4 | 73 | 57 | USB_DM | - | - | - | USB_DM |
| A4 | 74 | 58 | USB_DP | - | - | - | USB_DP |
| A5 | 75 | 59 | VBUS | - | - | - | VBUS |
| F6 | 76 | 60 | VSS1 | - | - | - | VSS1 |
| E6 | 77 | 61 | VDD1 | - | - | - | VDD1 |
| A3 | 78 | 62 | PTF6 | MOSI1 | - | - | PTF6/MOSI1 |
| B1 | 79 | 63 | PTF7 | MISO1 | - | - | PTF7/MISO1 |
| A2 | 80 | 64 | PTG0 | SPSCK1 | - | - | PTG0/SPSCK1 |
| B3 | - | - | PTG1 | - | - | - | PTG1 |

## Preliminary Electrical Characteristics

## 2 Preliminary Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MC9S08JE128/64 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.
The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

## NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

### 2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

| $\mathbf{P}$ | Those parameters are guaranteed during production testing on each individual device. |
| :---: | :--- |
| $\mathbf{C}$ | Those parameters are achieved by the design characterization by measuring a statistically relevant <br> sample size across process variations. |
| $\mathbf{T}$ | Those parameters are achieved by design characterization on a small sample size from typical devices <br> under typical conditions unless otherwise noted. All values shown in the typical column are within this <br> category. |
| D | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 5. Absolute Maximum Ratings

| $\#$ | Rating | Symbol | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +3.8 | V |
| 2 | Maximum current into $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{I}_{\mathrm{DD}}$ | 120 | mA |
| 3 | Digital input voltage | $\mathrm{V}_{\mathrm{In}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| 4 | Instantaneous maximum current <br> Single pin limit (applies to all port pins) ${ }^{1,2,3}$ | $\mathrm{I}_{\mathrm{D}}$ | $\pm 25$ | mA |
| 5 | Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

1 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $\mathrm{V}_{\mathrm{DD}}$ ) and negative ( $\mathrm{V}_{\mathrm{SS}}$ ) clamp voltages, then use the larger of the two resistance values.
${ }^{2}$ All functional non-supply pins are internally clamped to $V_{S S}$ and $V_{D D}$.
3 Power supply must maintain regulation within operating $\mathrm{V}_{\mathrm{DD}}$ range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{\text {In }}>V_{D D}$ ) is greater than $I_{D D}$, the injection current may flow out of $\mathrm{V}_{\mathrm{DD}}$ and could result in external power supply going out of regulation. Ensure external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

## Preliminary Electrical Characteristics

### 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ into account in power calculations, determine the difference between actual pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and multiply by the pin current for each $\mathrm{I} / \mathrm{O}$ pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ will be very small.

Table 6. Thermal Characteristics

| \# | Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range (packaged): |  | ${ }^{\circ} \mathrm{C}$ |
|  |  | MC9S08JE128 | -40 to 105 |  |
|  |  | MC9S08JE64 | -40 to 105 |  |
| 2 | TJMAX | Maximum junction temperature | 135 | ${ }^{\circ} \mathrm{C}$ |
| 3 | $\theta_{\text {JA }}$ | Thermal resistance ${ }^{1,2,3,4}$ Single-layer board - 1s |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 81-pin MBGA | 77 |  |
|  |  | 80-pin LQFP | 55 |  |
|  |  | 64-pin LQFP | 68 |  |
| 4 | $\theta_{\text {JA }}$ | Thermal resistance ${ }^{1,2,3,4}$ Four-layer board - 2 s 2 p |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 81-pin MBGA | 47 |  |
|  |  | 80-pin LQFP | 40 |  |
|  |  | 64-pin LQFP | 49 |  |

[^0]The average chip-junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
\begin{equation*}
\mathbf{T}_{\mathbf{J}}=\mathbf{T}_{\mathbf{A}}+\left(\mathbf{P}_{\mathrm{D}} \times \theta_{\mathbf{J A}}\right) \tag{Eqn. 1}
\end{equation*}
$$

where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, junction-to-ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{int}}+\mathrm{P}_{\mathrm{I} / \mathrm{O}}$
$P_{i n t}=I_{D D} \times V_{D D}$, Watts - chip internal power
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}=$ Power dissipation on input and output pins - user determined
For most applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}} \ll \mathrm{P}_{\mathrm{int}}$ and can be neglected. An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is:

$$
P_{D}=K \div\left(T_{J}+273^{\circ} \mathrm{C}\right)
$$

Solving Equation 1 and Equation 2 for K gives:

$$
K=P_{D} \times\left(T_{A}+273^{\circ} C\right)+\theta_{J A} \times\left(P_{D}\right)^{2}
$$

Eqn. 3
where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring $\mathrm{P}_{\mathrm{D}}$ (at equilibrium) for a known $\mathrm{T}_{\mathrm{A}}$. Using this value of K , the values of $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ can be obtained by solving Equation 1 and Equation 2 iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

### 2.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.
All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 7. ESD and Latch-up Test Conditions

| Model | Description | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Human Body | Series Resistance | R 1 | 1500 | $\Omega$ |
|  | Storage Capacitance | C | 100 | pF |
|  | Number of Pulse per pin | - | 3 | - |
| Machine | Series Resistance | R 1 | 0 | $\Omega$ |
|  | Storage Capacitance | C | 200 | pF |
|  | Number of Pulse per pin | - | 3 | - |
| Latch-up | Minimum input voltage limit | - | -2.5 | V |
|  | Maximum input voltage limit | - | 7.5 | V |

Table 8. ESD and Latch-Up Protection Characteristics

| $\#$ | Rating | Symbol | Min | Max | Unit | C |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 1 | Human Body Model (HBM) | $\mathrm{V}_{\mathrm{HBM}}$ | $\pm 2000$ | - | V | T |
| 2 | Machine Model (MM) | $\mathrm{V}_{\mathrm{MM}}$ | $\pm 200$ | - | V | T |
| 3 | Charge Device Model (CDM) | $\mathrm{V}_{\mathrm{CDM}}$ | $\pm 500$ | - | V | T |
| 4 | Latch-up Current at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $\mathrm{l}_{\text {LAT }}$ | $\pm 100$ | - | mA | T |

## Preliminary Electrical Characteristics

### 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 9. DC Characteristics


Table 9. DC Characteristics (Continued)

| Num | Symbol | Characteristic | Condition | Min | Typ ${ }^{1}$ | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | $\mathrm{V}_{\text {IL }}$ | Input low voltage all digital inputs |  |  |  |  |  |  |
|  |  |  | all digital inputs, $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | - | - | $\begin{gathered} 0.35 \mathrm{x} \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | V | P |
|  |  |  | all digital inputs, $\begin{gathered} 2.7>\mathrm{V}_{\mathrm{DD}} \geq \\ 1.8 \mathrm{~V} \end{gathered}$ | - | - | $\begin{gathered} 0.30 x \\ V_{D D} \end{gathered}$ | V | P |
| 8 | $\mathrm{V}_{\text {hys }}$ | Input hysteresis all digital inputs | - | $\begin{gathered} 0.06 x \\ V_{D D} \end{gathered}$ | - | - | mV | C |
| 9 | $\\|_{\text {In }}$ | Input leakage  <br> current all input only <br> pins  <br> (Per pin)  | $\begin{gathered} \mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}} \text { or } \\ \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | $\begin{gathered} \hline 0.25 \\ \text { (TBD) } \end{gathered}$ | $\mu \mathrm{A}$ | P |
| 10 | \|loz| | Hi-Z (off-state) all input/output <br> leakage current (per pin) | $\begin{gathered} \mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}} \text { or } \\ \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | 1(TBD) | $\mu \mathrm{A}$ | P |
| 11 | \|loz| | Leakage current all input/output <br> for analog output (per pin) <br> pins (DACO,  <br> VREFO)  | $\begin{gathered} \mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}} \text { or } \\ \mathrm{V}_{\mathrm{SS}} \end{gathered}$ | - | - | (TBD) | $\mu \mathrm{A}$ | P |
| 12 | ${ }^{\|l\|}$ | Total Leakage <br> Current $^{3}$ For all pins |  | - | - | 2 | $\mu \mathrm{A}$ | D |
| 13 | $\mathrm{R}_{\mathrm{PU}}$ | Pull-up resistors | - | 17.5 | - | 52.5 | $\mathrm{k} \Omega$ | P |
| 14 | $\mathrm{R}_{\mathrm{PD}}$ | Internal pull-down resistors ${ }^{4}$ | - | 17.5 | - | 52.5 | k $\Omega$ | P |
| 15 | $I_{\text {IC }}$ | DC injectioncurrent $5,6,7$$\quad$ Single pin limit |  |  |  |  |  |  |
|  |  |  |  | -0.2 | - | 0.2 | mA | D |
|  |  | Total MCU limit, includes sum of all stressed pins |  |  |  |  |  |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{S S}>\mathrm{V}_{I N}> \\ \mathrm{V}_{\mathrm{DD}} \end{gathered}$ | -5 | - | 5 | mA | D |
| 16 | $\mathrm{C}_{\text {In }}$ | Input Capacitance, all pins | - | - | - | 8 | pF | C |
| 17 | $\mathrm{V}_{\text {RAM }}$ | RAM retention voltage | - | - | 0.6 | 1.0 | V | C |
| 18 | $\mathrm{V}_{\text {POR }}$ | POR re-arm voltage ${ }^{8}$ | - | 0.9 | 1.4 | 1.79 | V | C |
| 19 | $\mathrm{t}_{\text {POR }}$ | POR re-arm time | - | 10 | - | - | $\mu \mathrm{S}$ | D |

Table 9. DC Characteristics (Continued)

| Num | Symbol | Characteristic | Condition | Min | Typ ${ }^{1}$ | Max | Unit | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | $\mathrm{V}_{\text {LVDH }}{ }^{9}$ | Low-voltage $\mathrm{V}_{\mathrm{DD}}$ falling <br> detection  <br> threshold -  <br> high range  |  |  |  |  |  |  |
|  |  |  | - | 2.11 | 2.16 | 2.22 | V | P |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ rising |  |  |  |  |  |  |
|  |  |  | - | 2.16 | 2.23 | 2.27 | V | P |
| 21 | V LVDL | Low-voltage <br> detection <br> threshold <br> low range ${ }^{9}$  <br>   <br>   <br>  $\mathrm{~V}_{\mathrm{DD}}$ falling |  |  |  |  |  |  |
|  |  |  | - | 1.80 | 1.84 | 1.88 | V | P |
|  |  |  |  |  |  |  |  |  |
|  |  |  | - | 1.88 | 1.93 | 1.96 | V | P |
| 22 | $\mathrm{V}_{\text {LVWH }}$ | Low-voltage <br> warning <br> threshold -9 <br> high range $^{9}$  <br>   <br>   <br>  $\mathrm{~V}_{\mathrm{DD}}$ falling |  |  |  |  |  |  |
|  |  |  | - | 2.36 | 2.46 | 2.56 | V | P |
|  |  |  |  |  |  |  |  |  |
|  |  |  | - | 2.36 | 2.46 | 2.56 | V | P |
| 23 | $\mathrm{V}_{\text {LVWL }}$ | Low-voltage <br> warning <br> threshold - <br> low range ${ }^{9}$ $\mathrm{~V}_{\mathrm{DD}}$ falling <br>   <br>   <br>  $\mathrm{V}_{\mathrm{DD}}$ rising |  |  |  |  |  |  |
|  |  |  | - | 2.11 | 2.16 | 2.22 | V | P |
|  |  |  |  |  |  |  |  |  |
|  |  |  | - | 2.16 | 2.23 | 2.27 | V | P |
| 24 | $\mathrm{V}_{\text {hys }}$ | Low-voltage inhibit reset/recover hysteresis ${ }^{10}$ | - | - | 50 | - | mV | C |
| 25 | $\mathrm{V}_{\mathrm{BG}}$ | Bandgap Voltage Reference ${ }^{11}$ | - | 1.15 | 1.17 | 1.18 | V | P |

1 Typical values are measured at $25^{\circ} \mathrm{C}$. Characterized, not tested
2 As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V ${ }_{\text {LVDL }}$.
3 Total Leakage current is the sum value for all GPIO pins; this leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA .
4 Measured with $\mathrm{V}_{\mathrm{In}}=\mathrm{V}_{\mathrm{DD}}$.
${ }^{5}$ All functional non-supply pins are internally clamped to $\mathrm{V}_{S S}$ and $\mathrm{V}_{\mathrm{DD}}$.
6 Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

7 Power supply must maintain regulation within operating $V_{D D}$ range during instantaneous and operating maximum current conditions. If positive injection current ( $\mathrm{V}_{\mathrm{In}}>\mathrm{V}_{\mathrm{DD}}$ ) is greater than $\mathrm{I}_{\mathrm{DD}}$, the injection current may flow out of $\mathrm{V}_{\mathrm{DD}}$ and could result in external power supply going out of regulation. Ensure external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
8 Maximum is highest voltage that POR is guaranteed.
9 Run at 1 MHz bus frequency
${ }^{10}$ Low voltage detection and warning limits measured at 1 MHz bus frequency.
${ }^{11}$ Factory trimmed at $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}$

## Preliminary Electrical Characteristics

### 2.6 Supply Current Characteristics

## Table 10. Supply Current Characteristics

| \# | Symbol | Parameter | Bus <br> Freq | $\mathrm{V}_{\mathrm{DD}}$ (V) | Typ ${ }^{1}$ | Max | Unit | Temp ( $\left.{ }^{\circ} \mathrm{C}\right)$ | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RIDD | Run FEI m <br> supply  <br> current $\quad$ All mod | ON |  |  |  |  |  |  |
|  |  |  | 24 MHz | 3 | 20 | 24 | mA | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | P |
|  |  |  | 24 MHz | 3 | 20 | TBD | mA | 105 | P |
|  |  |  | 20 MHz | 3 | 18 | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 8 MHz | 3 | 8 | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 1 MHz | 3 | 1.8 | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
| 2 | $\mathrm{RI}_{\mathrm{DD}}$ | Runsupplycurrent $\quad$ FEl mode; All modules OFF |  |  |  |  |  |  |  |
|  |  |  | 24 MHz | 3 | 12.3 | TBD | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | C |
|  |  |  | 20 MHz | 3 | 10.5 | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 8 MHz | 3 | 4.8 | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 1 MHz | 3 | 1.3 | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
| 3 | RIDD | Runsupplycurrent LPS=0; All modules OFF |  |  |  |  |  |  |  |
|  |  |  | $16 \mathrm{kHz}$ <br> FBILP | 3 | TBD | - | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | $\begin{aligned} & 16 \mathrm{kHz} \\ & \text { FBELP } \end{aligned}$ | 3 | TBD | - | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
| 4 | RIDD | Run supply LPS=1, all modules OFF current |  |  |  |  |  |  |  |
|  |  |  | $16 \mathrm{kHz}$ FBELP | 3 | TBD | - | $\mu \mathrm{A}$ | 0 to 70 | T |
|  |  |  | 16 kHz FBELP | 3 | TBD | - | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |

Table 10. Supply Current Characteristics (Continued)

| \# | Symbol | Parameter | Bus <br> Freq | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | Typ ${ }^{1}$ | Max | Unit | Temp ( ${ }^{\circ} \mathrm{C}$ ) | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | WI ${ }_{\text {DD }}$ | Wait mode FEl mode, all modules OFFsupply cur-rent |  |  |  |  |  |  |  |
|  |  |  | 24 MHz | 3 | TBD | 6 | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | C |
|  |  |  | 20 MHz | 3 | TBD | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 8 MHz | 3 | TBD | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
|  |  |  | 1 MHz | 3 | TBD | - | mA | $\begin{gathered} -40 \text { to } \\ 105 \end{gathered}$ | T |
| 6 | S2I ${ }_{\text {DD }}$ | Stop2 mode supply current |  |  |  |  |  |  |  |
|  |  |  | N/A | 3 | 0.39 | 0.6 | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | P |
|  |  |  | N/A | 3 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 3 | 7 | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 3 | 16 | TBD | $\mu \mathrm{A}$ | 105 | P |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 105 | C |
| 7 | S3I ${ }_{\text {DD }}$ | Stop3 mode No clocks active supply current |  |  |  |  |  |  |  |
|  |  |  | N/A | 3 | 0.55 | 0.9 | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | P |
|  |  |  | N/A | 3 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 3 | 14 | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 3 | 37 | TBD | $\mu \mathrm{A}$ | 105 | P |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | $\begin{gathered} -40 \text { to } \\ 25 \end{gathered}$ | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 70 | C |
|  |  |  | N/A | 2 | 14 | TBD | $\mu \mathrm{A}$ | 85 | C |
|  |  |  | N/A | 2 | TBD | TBD | $\mu \mathrm{A}$ | 105 | C |

${ }^{1}$ Data in Typical column was characterized at $3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.

## Preliminary Electrical Characteristics

Table 11. Typical Stop Mode Adders

| \# | Parameter | Condition | Temperature ( ${ }^{\circ} \mathrm{C}$ ) |  |  |  |  | Units | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -40 | 25 | 70 | 85 | 105 |  |  |
| 1 | LPO | - | 50 | 75 | 100 | 150 | 250 | nA | D |
| 2 | EREFSTEN | RANGE $=\mathrm{HGO}=0$ | $\begin{gathered} 600 \\ \text { (TBD) } \end{gathered}$ | $\begin{gathered} 650 \\ (\text { TBD }) \end{gathered}$ | $\begin{gathered} 750 \\ (\text { TBD }) \end{gathered}$ | $\begin{gathered} 850 \\ (\text { TBD }) \end{gathered}$ | $\begin{aligned} & 1000 \\ & \text { (TBD) } \end{aligned}$ | nA | D |
| 3 | IREFSTEN ${ }^{1}$ | - | 68 | 70 | 77 | 86 | 120 | $\mu \mathrm{A}$ | T |
| 4 | TOD | Does not include clock source current | 50 | 75 | 100 | 150 | 250 | nA | D |
| 5 | LVD ${ }^{1}$ | LVDSE = 1 | 114 | 115 | 123 | 135 | 170 | $\mu \mathrm{A}$ | T |
| 6 | ACMP ${ }^{1}$ | Not using the bandgap ( $\mathrm{BGBE}=0$ ) | 18 | 20 | 23 | 33 | 65 | $\mu \mathrm{A}$ | T |
| 7 | ADC ${ }^{1}$ | ADLPC = ADLSMP = 1 <br> Not using the bandgap (BGBE =0) | 75 | 85 | 100 | 115 | 165 | $\mu \mathrm{A}$ | T |
| 8 | DAC ${ }^{1}$ | High power mode; no load on DACO | 500 | 500 | 500 | 500 | 500 | $\mu \mathrm{A}$ | T |

1 Not available in stop2 mode.

### 2.7 PRACMP Electricals

Table 12. PRACMP Electrical Specifications

| $\#$ | Characteristic | Symbol | Min | Typical | Max | Unit | $\mathbf{C}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Supply voltage | $\mathrm{V}_{\text {PWR }}$ | 1.8 | - | 3.6 | V | P |
| 2 | Supply current (active) (PRG enabled) | $\mathrm{I}_{\text {DDACT1 }}$ | - | - | 60 | $\mu \mathrm{~A}$ | C |
| 3 | Supply current (active) (PRG disabled) | $\mathrm{I}_{\text {DDACT2 }}$ | - | - | 40 | $\mu \mathrm{~A}$ | C |
| 4 | Supply current (ACMP and PRG all <br> disabled) | $\mathrm{I}_{\mathrm{DDDIS}}$ | - | - | 2 | nA | D |
| 5 | Analog input voltage | VAIN | $\mathrm{V}_{\text {SS }}-0.3$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | - |
| 6 | Analog input offset voltage | VAIO | - | 5 | 40 | mV | T |
| 7 | Analog comparator hysteresis | $\mathrm{V}_{\mathrm{H}}$ | 3.0 | - | 20.0 | mV | T |
| 8 | Analog input leakage current | $\mathrm{I}_{\text {ALKG }}$ | - | - | 1 | nA | D |
| 9 | Analog comparator initialization delay | tAINIT | - | - | 1.0 | $\mu \mathrm{~s}$ | T |

Table 12. PRACMP Electrical Specifications

| $\#$ | Characteristic | Symbol | Min | Typical | Max | Unit | $\mathbf{C}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Programmable reference generator inputs | $\mathrm{V}_{\text {In2 }}\left(\mathrm{V}_{\mathrm{DD} 25}\right)$ | 1.8 | - | 2.75 | V | - |
| 11 | Programmable reference generator setup <br> delay | $\mathrm{t}_{\text {PRGST }}$ | - | 1 | - | $\mu \mathrm{s}$ | D |
| 12 | Programmable reference generator step <br> size | Vstep | -0.25 | 1 | 0.25 | LSB | D |
| 13 | Programmable reference generator voltage <br> range | Vprgout | $\mathrm{V}_{\text {In }} / 32$ | - | $\mathrm{V}_{\text {in }}$ | V | P |

### 2.8 12-bit DAC Electricals

Table 13. DAC 12LV Operating Requirements

| $\#$ | Characteristic | Symbol | Min | Max | Unit | C | Notes |
| :---: | :--- | :---: | :--- | :--- | :--- | :--- | :--- |
| 1 | Supply voltage | $\mathrm{V}_{\mathrm{DDA}}$ | 1.8 | 3.6 | V | P |  |
| 2 | Reference voltage | $\mathrm{V}_{\mathrm{DACR}}$ | 1.15 | 3.6 | V | C |  |
| 3 | Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ | C |  |
| 4 | Output load capacitance | $\mathrm{C}_{\mathrm{L}}$ |  | 100 | pF | C | A small load capacitance <br> $(47$ pF) can improve the <br> bandwidth performance <br> of the DAC. |
| 5 | Output load current |  | $\mathrm{I}_{\mathrm{L}}$ | - | 1 | mA | C |

Table 14. DAC 12-Bit Operating Behaviors

| \# | Characteristic | Symbol | Min | Max | Unit | C | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Resolution | N | 12 | 12 | bit | C |  |
| 2 | Supply current low-power mode | IDDA_DACLP | 50 | 100 | $\mu \mathrm{A}$ | C |  |
| 3 | Supply current high-power mode | $\mathrm{I}_{\text {DDA_DACHP }}$ | 120 | $\begin{aligned} & 500 \\ & \text { (TBD) } \end{aligned}$ | $\mu \mathrm{A}$ | C |  |
| 4 | Full-scale Settling time ( $\pm 0.5$ LSB) <br> ( $0 \times 080$ to $0 \times F 7 F$ or $0 \times F 7 F$ to $0 \times 080$ ) <br> low-power mode | Ts ${ }_{\text {FS }}$ LP | - | $\begin{aligned} & 200 \\ & \text { (TBD) } \end{aligned}$ | $\mu \mathrm{s}$ | C |  |
| 5 | Full-scale Settling time ( $\pm 0.5$ LSB) ( $0 \times 080$ to $0 \times F 7 F$ or $0 \times F 7 F$ to $0 \times 080$ ) high-power mode | $\mathrm{Ts}_{\mathrm{FS}} \mathrm{HP}$ | - | 30 | $\mu \mathrm{s}$ | C |  |
| 6 | Code-to-code Settling time ( $\pm 0.5$ LSB) <br> (0xBF8 to $0 \times C 08$ or $0 \times C 08$ to 0xBF8) <br> low-power mode | Ts $\mathrm{C}-\mathrm{c}^{\text {LP }}$ | - | 5 | $\mu \mathrm{S}$ | C |  |
| 7 | Code-to-code Settling time ( $\pm 0.5$ LSB) <br> (0xBF8 to $0 \times \mathrm{C} 08$ or $0 \times \mathrm{C} 08$ to 0xBF8) high-power mode | $\mathrm{Ts}_{\mathrm{C}-\mathrm{c}} \mathrm{HP}$ | - | 1(TBD) | $\mu \mathrm{s}$ | C |  |
| 8 | DAC output voltage range low (high-power mode, no load, DAC set to 0) | $\mathrm{V}_{\text {dacoutl }}$ | - | $\begin{aligned} & 100 \\ & \text { (TBD) } \end{aligned}$ | mV | C |  |
| 9 | DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF) | $\mathrm{V}_{\text {dacouth }}$ | $\begin{aligned} & V_{\text {DACR }} \\ & 100 \end{aligned}$ | - | mV | C |  |
| 10 | Integral non-linearity error | INL | - | $\pm 8$ | LSB | C |  |
| 11 | Differential non-linearity error VDACR is > 2.4 V | DNL | - | $\pm 1$ | LSB | C |  |
| 12 | Offset error | $\mathrm{E}_{\mathrm{O}}$ | - | $\pm 0.5$ | \%FSR | C |  |
| 13 | Gain error | $\mathrm{E}_{G}$ | - | $\begin{aligned} & \pm 0.5 \\ & (\text { TBD }) \end{aligned}$ | \%FSR | C |  |
| 14 | Power supply rejection ratio $\mathrm{V}_{\mathrm{DD}} \geq 2.4 \mathrm{~V}$ | PSRR | 60 | - | dB | C |  |
| 15 | Temperature drift of offset voltage (DAC set to 0x0800) | $\mathrm{T}_{\text {co }}$ | - | $\begin{aligned} & 2 \\ & \text { (TBD) } \end{aligned}$ | mV | C | See Typical Drift figure that follows. |
| 16 | Offset aging coefficient | $\mathrm{A}_{\mathrm{c}}$ | - | TBD | $\mu \mathrm{V} / \mathrm{yr}$ | C |  |

Figure 5. Offset at Half Scale vs Temperature

### 2.9 ADC Characteristics

Table 15. 12-bit ADC Operating Conditions

| \# | Symb | Characteristic | Conditions | Min | Typ ${ }^{1}$ | Max | Unit | C | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $V_{\text {DDAD }}$ | Supply voltage | Absolute | 1.8 | - | 3.6 | V | D |  |
| 2 | $\Delta \mathrm{V}_{\text {DDAD }}$ |  | $\begin{aligned} & \text { Delta to } \mathrm{V}_{\mathrm{DD}} \\ & \left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{DDAD}}\right)^{2} \end{aligned}$ | -100 | 0 | +100 | mV | D |  |
| 3 | $\Delta \mathrm{V}_{\text {SSAD }}$ | Ground voltage | $\begin{aligned} & \text { Delta to } \mathrm{V}_{\mathrm{SS}} \\ & \left(\mathrm{~V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{SSAD}}\right)^{2} \end{aligned}$ | -100 | 0 | +100 | mV | D |  |
| 4 | $\mathrm{V}_{\text {REFH }}$ | Ref Voltage High |  | 1.13 | $\mathrm{V}_{\text {DDAD }}$ | $\mathrm{V}_{\text {DDAD }}$ | V | D |  |
| 5 | $\mathrm{V}_{\text {REFL }}$ | Ref Voltage Low |  | $V_{\text {SSAD }}$ | $V_{\text {SSAD }}$ | $V_{\text {SSAD }}$ | V | D |  |
| 6 | $\mathrm{V}_{\text {ADIN }}$ | Input Voltage |  | $\mathrm{V}_{\text {REFL }}$ | - | $\mathrm{V}_{\text {REFH }}$ | V | D |  |
| 7 | $\mathrm{C}_{\text {ADIN }}$ | Input Capacitance |  | - | 4 | 5 | pF | C |  |
| 8 | $\mathrm{R}_{\text {ADIN }}$ | Input Resistance |  | - | 2 | 5 | $\mathrm{k} \Omega$ | C |  |
| 9 | $\mathrm{R}_{\text {AS }}$ | Analog Source Resistance |  |  |  |  |  |  | External to MCU Assumes ADLSMP=0 |
|  |  |  | $\begin{aligned} & \text { 12-bit mode } \\ & \mathrm{f}_{\mathrm{ADCK}}>4 \mathrm{MHz} \end{aligned}$ | - | - | 2 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\mathrm{f}_{\text {ADCK }}<4 \mathrm{MHz}$ | - | - | 5 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\begin{aligned} & \text { 11/10-bit mode } \\ & \mathrm{f}_{\mathrm{ADCK}}>8 \mathrm{MHz} \end{aligned}$ | - | - | 2 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\begin{array}{r} 4 \mathrm{MHz}<\mathrm{f}_{\mathrm{ADCK}}<8 \\ \mathrm{MHz} \end{array}$ | - | - | 5 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\mathrm{f}_{\text {ADCK }}<4 \mathrm{MHz}$ | - | - | 10 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\begin{aligned} & \text { 9/8-bit mode } \\ & \mathrm{f}_{\text {ADCK }}>4 \mathrm{MHz} \end{aligned}$ | - | - | 5 | $\mathrm{k} \Omega$ | C |  |
|  |  |  | $\mathrm{f}_{\text {ADCK }}<4 \mathrm{MHz}$ | - | - | 10 | $\mathrm{k} \Omega$ | C |  |
| 10 | $\mathrm{f}_{\text {ADCK }}$ | ADC Conversion Clock Freq. | High Speed <br> (ADLPC=0, <br> ADHSC=1) | 1.0 | - | 8.0 | MHz | D |  |
|  |  |  | High Speed (ADLPC=0, ADHSC=0) | 1.0 | - | 5.0 | MHz | D |  |
|  |  |  | Low Power (ADLPC=1, ADHSC=1) | 1.0 | - | 2.5 | MHz | D |  |

[^1]
[^0]:    1 Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
    2 Junction to Ambient Natural Convection
    3 1s - Single layer board, one signal layer
    $42 s 2 p$ - Four layer board, 2 signal and 2 power layers

[^1]:    1 Typical values assume $\mathrm{V}_{\text {DDAD }}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\text {ADCK }}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
    2 DC potential difference.

