mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Freescale Semiconductor Addendum Document Number: QFN_Addendum Rev. 0, 07/2014

Addendum for New QFN Package Migration

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to Freescale.com and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.



© Freescale Semiconductor, Inc., 2014. All rights reserved.



Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8			
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D

Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

MC9S08LL16 Series Covers: MC9S08LL16 and MC9S08LL8

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20-MHz CPU at 3.6V to 1.8V across temperature range of -40°C to 85°C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- On-Chip Memory
 - Dual Array FLASH read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and FLASH contents
- Power-Saving Modes
 - Two low power stop modes
 - Reduced power wait mode
 - Low power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents.
 - Very low power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to real time counter
 - 6 usec typical wake up time from stop3 mode
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1MHz to 10 MHz.
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
 - Low-Voltage Warning with interrupt
 - Low-Voltage Detection with reset or interrupt
 - Illegal opcode and illegal address detection with reset
- Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)

Document Number: MC9S08LL16 Rev. 7, 1/2013

48-LQFP

Case 932





- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints
- Peripherals
 - LCD 4x28 or 8x24 LCD driver with internal charge pump and option to provide an internally regulated LCD reference that can be trimmed for contrast control.
 - ADC 8-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
 - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
 - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
 - SPI— Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
 - IIC IIC with up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
 - TPMx Two 2-channel (TPM1 and TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel;
 - TOD— (Time Of Day) 8-bit quarter second counter with match register; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components.
- Input/Output
 - 38 GPIOs, 2 output-only pins
 - 8 KBI interrupts with selectable polarity
 - Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.
- Package Options
 - 64-LQFP, 48-LQFP and 48-QFN



Table of Contents

1	Devi	ces in the MC9S08LL16 Series 4
2	Pin A	Assignments
3	Elec	trical Characteristics
	3.1	Introduction
	3.2	Parameter Classification 9
	3.3	Absolute Maximum Ratings 10
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity 12
	3.6	DC Characteristics
	3.7	Supply Current Characteristics
	3.8	External Oscillator (XOSCVLP) Characteristics 27
	3.9	Internal Clock Source (ICS) Characteristics 28

3.10 AC Characteristics
3.10.1 Control Timing
3.10.2TPM Module Timing
3.10.3SPI Timing
3.11 Analog Comparator (ACMP) Electricals35
3.12 ADC Characteristics
3.13 LCD Specifications
3.14 Flash Specifications
3.15 EMC Performance40
3.15.1 Radiated Emissions40
Ordering Information
4.1 Device Numbering System41

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

4

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	9/2008	Initial Release.
2	10/2008	Updated electrical characteristics.
3	01/2009	Corrected 48-Pin QFN/LQFP pinouts for pins 29, 30, 32, and 32 in Figure 3. Extracted Stop Mode Adders from the Supply Current table and created a Separate table for the data (See Table 10). Added missing power consumption parameters in Supply Current Characteristics (Table 9).
4	07/21/2009	Completed all the TBDs. Changed V _{DDAD} to V _{DDA} , V _{SSAD} to V _{SSA} , I _{DDAD} to I _{DDA} . Corrected the data in the Table 8, and added II _{InT} I. Completed the Figure in the Section 3.6, "DC Characteristics." Corrected RI _{DD} in FEI mode with all modules on, WI _{DD} at 8 MHz, FEI mode with all modules off, S2I _{DD} , S3I _{DD} ; added ApS3I _{DD} in the Table 9. Corrected E _{TUE} , DNL, INL, E _{ZS} , E _{FS} , E _Q , and E _{IL} in the Table 18.
5	10/13/2009	Updated R _{PU} /R _{PD} data in the Table 8. Added Figure 5.
6	10/27/2010	Changed the Max. of R_{PU}/R_{PD} at PTA[4:5], PTD[0:77] and PTE[0:7] to 69.5 k Ω in the Table 8.
7	1/23/2013	Updated II _{In} I in the Table 8.



Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08LL16RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



Devices in the MC9S08LL16 Series

1 Devices in the MC9S08LL16 Series

Table 1 summarizes the feature set available in the MC9S08LL16 series of MCUs.

Table 1. MC9S08LL16 Series Features by MCU and Package

MC9S0)8LL16	MC9S08LL8
64-pin LQFP	48-pin QFN/LQFP	48-pin QFN/LQFP
,16 (Dual 8k	384 (Arrays)	10,240 (8K and 2K arrays)
2080	2080	2080
yes	yes	yes
8-ch	8-ch	8-ch
yes	yes	yes
yes	yes	yes
8	8	8
yes	yes	yes
yes	yes	yes
2-ch	2-ch	2-ch
2-ch	-	-
Yes	Yes	Yes
8x24 4x28	8x16 4x20	8x16 4x20
38	31	31
	MC9S0 64-pin LQFP 16, (Dual 8k 2080 yes 8-ch yes 8-ch yes yes 9 8 9 9 8 2-ch 2-ch 2-ch 2-ch 2-ch 2-ch 2-ch 2-ch	MC9S08LL16 64-pin LQFP 48-pin QFN/LQFP 16,384 (Dual 8K Arrays) 2080 2080 2080 2080 yes yes 8-ch 8-ch yes yes 38 31

¹ I/O does not include two output-only port pins.

The block diagram in Figure 1 shows the structure of the MC9S08LL16 series MCU.



Devices in the MC9S08LL16 Series



Figure 1. MC9S08LL16 Series Block Diagram



Pin Assignments

2 Pin Assignments

This section shows the pin assignments for the MC9S08LL16 series devices.



Note: V_{REFH}/V_{REFL} are internally connected to V_{DDA}/V_{SSA} .

Figure 2. MC9S08LL16 Series in 64-pin LQFP Package





Note: V_{REFH}/V_{REFL} are internally connected to V_{DDA}/V_{SSA}

Figure 3. MC9S08LL16 Series in 48-Pin QFN/LQFP Packages



Pin Assignments

		< Lowest Priority > Highest				
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	47	PTE1	LCD9			
2	48	PTE0	LCD8			
3	1	PTD7	LCD7			
4	2	PTD6	LCD6			
5	3	PTD5	LCD5			
6	4	PTD4	LCD4			
7	5	PTD3	LCD3			
8	6	PTD2	LCD2			
9	7	PTD1	LCD1			
10	8	PTD0	LCD0			
11	9		V _{cap1}			
12	10		V _{cap2}			
13	11		V _{LL1}			
14	12		V _{LL2}			
15	13		V _{LL3}			
16	-		V _{LCD}			
17	14	PTA6	KBIP6	ADP6	ACMP+	
18	15	PTA7	KBIP7	ADP7	ACMP-	
10	10				V _{SSA}	
19	10				V _{REFL}	
00	17				V _{REFH}	
20	17				V _{DDA}	
21	18	PTB0		EXTAL		
22	19	PTB1		XTAL		
23	20				V _{DD}	
24	21				V _{SS}	
25	22	PTB2	RESET			
26	—	PTB3				
27	—	PTB4	—	MISO	SDA	
28	-	PTB5	—	MOSI	SCL	
29	-	PTB6	—	SPSCK		
30	-	PTB7	—	SS		
31	23	PTC0		RxD		
32	24	PTC1		TxD		
33	25	PTC2		TPM1CH0		
34	26	PTC3		TPM1CH1		
35	-	PTC4		TPM2CH0		
36	-	PTC5		TPM2CH1		
37	27	PTC6	ACMPO	BKGD	MS	
38	28	PTC7		IRQ	TCLK	
39	29	PTA0	KBIP0	—	SS	ADP0

Table 2. Pin Availability by Package Pin-Count



Electrical Characteristics

		< Lowest Priority> Highest				
64	48	Port Pin	Alt 1	Alt 2	Alt3	Alt4
40	30	PTA1	KBIP1	—	SPSCK	ADP1
41	31	PTA2	KBIP2	SDA	MISO	ADP2
42	32	PTA3	KBIP3	SCL	MOSI	ADP3
43	33	PTA4	KBIP4	ADP4	LCD31	
44	34	PTA5	KBIP5	ADP5	LCD30	
45	35		LCD29			
46	36		LCD28			
47	37		LCD27			
48	38		LCD26			
49	39		LCD25			
50	40		LCD24			
51	—		LCD23			
52	—		LCD22			
53	—		LCD21			
54	—		LCD20			
55			LCD19			
56			LCD18			
57			LCD17			
58			LCD16			
59	41	PTE7	LCD15			
60	42	PTE6	LCD14			
61	43	PTE5	LCD13			
62	44	PTE4	LCD12			
63	45	PTE3	LCD11			
64	46	PTE2	LCD10			

Table 2. Pin	Availability	bv	Package	Pin-Count	(continued)
	Availability	~ ,	i uonugo	- m ooune	(oonanaoa)

3 Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LL16 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:



Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 3. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	–0.3 to 3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	± 25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

|--|

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 2 All functional non-supply pins, except for PTB2 are internally clamped to V_{SS} and V_{DD}.

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H 40 to 85	°C
Maximum junction temperature	T _{JM}	95	°C
Thermal resistance Single-layer board			
64-pin LQFP		72	
48-pin QFN	θ_{JA}	84	°C/W
48-pin LQFP		81	
Thermal resistance Four-layer board			
64-pin LQFP		54	
48-pin QFN	θ_{JA}	30	°C/W
48-pin LQFP		57	

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 3-1

where:

 T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$ $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 3-2

Solving Equation 3-1 and Equation 3-2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3-3$$



Electrical Characteristics

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 3-1 and Equation 3-2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body Model	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
Charge	Series resistance	R1	0	Ω
Device	Storage capacitance	С	200	pF
wodei	Number of pulses per pin	—	3	
Lateb up	Minimum input voltage limit		-2.5	V
Laton-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

Table 7. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Charge device model (CDM)	V _{CDM}	±500	—	V
3	Latch-up current at T _A = 85°C	I _{LAT}	±100	—	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.



3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	Characteristic		Symbol	Condition	Min	Typ ¹	Max	Unit
1		Operating voltage				1.8		3.6	V
2	С	Outenthink	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] ² , low-drive strength	V _{OH}	V _{DD} >1.8 V I _{Load} = -0.6 mA	V _{DD} – 0.5	_	_	V
	Ρ	voltage	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] ² , high-drive strength		V _{DD} > 2.7 V I _{Load} = -10 mA	V _{DD} – 0.5	_	_	
	С				V _{DD} > 1.8 V I _{Load} = -3 mA	V _{DD} – 0.5		_	
	С	Output bich	PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength		V_{DD} > 1.8 V I _{Load} = -0.5 mA	V _{DD} – 0.5	_	_	V
3	Ρ	voltage	PTA[4:5], PTD[0:7],	V _{OH}	$V_{DD} > 2.7 V$ $I_{Load} = -3 mA$	V _{DD} – 0.5	_	—	
	С		high-drive strength		$V_{DD} > 1.8 V$ $I_{Load} = -1 mA$	V _{DD} – 0.5	_	—	
4	D	Output high current	Max total I _{OH} for all ports	I _{OHT}		—	_	100	mA
5	С	Output law	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7], low-drive strength	V _{OL}	V _{DD} >1.8 V I _{Load} = 0.6 mA	_	_	0.5	V
	Ρ	voltage	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7]		$V_{DD} > 2.7 V$ $I_{Load} = 10 mA$	_	_	0.5	
	С		high-drive strength		V _{DD} > 1.8 V I _{Load} = 3 mA	_	_	0.5	
	С	Output low	PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength	V _{OL}	V _{DD} > 1.8 V I _{Load} = 0.5 mA	_		0.5	V
6	Ρ	voltage	PTA[4:5], PTD[0:7],		V _{DD} > 2.7 V I _{Load} = 3 mA	_	_	0.5	
	С		high-drive strength		V _{DD} > 1.8 V I _{Load} = 1 mA	—		0.5	
7	D	Output low current	Max total I_{OL} for all ports	I _{OLT}			_	100	mA
8	Ρ	Input high	all digital inputs	V _{IH}	V_{DD} > 2.7 V	$0.70 \times V_{DD}$		—	V
Ū	С	voltage			V_{DD} > 1.8 V	$0.85 \times V_{DD}$		—	
9	Р	Input low all digital inputs voltage	all digital inputs	Vii	$V_{DD} > 2.7 V$	—	—	0.35 x V _{DD}	
	С		16	V _{DD} > 1.8 V			0.30 x V _{DD}		
10	С	Input hysteresis	all digital inputs	V _{hys}		$0.06 \times V_{DD}$	—	_	mV

Table 8. DC Characteristics



Electrical Characteristics

Num	С	Characteristic		Symbol	Condition	Min	Typ ¹	Max	Unit
11		Input leakage current	all input only pins except for LCD only pins (LCD 16-29)	ll _{In} l	$V_{In} = V_{DD}$		0.025	1	μA
	Р				$V_{In} = V_{SS}$	—	0.025	1	μA
			LCD only pins (LCD 16-29)		$V_{In} = V_{DD}$		100	150	μA
			(()		$V_{In} = V_{SS}$	—	0.025	1	μA
12	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	ll _{oz} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	—	0.025	1	μA
13	Ρ	Total leakage current ³	Total leakage current for all pins	ll _{InT} l	$V_{In} = V_{DD} \text{ or } V_{SS}$	_	_	2	μA
14	Ρ	Pullup, pulldown	PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7]	R _{PU,} R _{PD}	_	17.5	_	52.5	kO
P	Ρ	resistors when enabled	PTA[4:5], PTD[0:7], PTE[0:7]					69.5	1/22
		DC injection current ^{4, 5, 6}	Single pin limit		$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-0.2	_	0.2	mA
15	D		Total MCU limit, includes sum of all stressed pins	I _{IC}		-5	_	5	mA
16	С	Input capacitance, all pins		C _{In}			—	8	pF
17	С	RAM retention voltage		V _{RAM}		—	0.6	1.0	V
18	С	POR re-arm voltage ⁷		V _{POR}		0.9	1.4	2.0	V
19	D	POR re-arm time		t _{POR}		10	—	—	μS
20	Ρ	Low-voltage detection threshold		V_{LVD}	V _{DD} falling V _{DD} rising	1.80 1.88	1.84 1.92	1.88 1.96	V
21	Ρ	Low-voltage warning threshold		V _{LVW}	V _{DD} falling V _{DD} rising	2.08	2.14	2.2	V
22	Ρ	Low-voltage inhibit reset/recover hysteresis		V _{hys}			80	_	mV
23	Ρ	Bandgap voltage reference ⁸		V _{BG}		1.15	1.17	1.18	V

Table 8. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested

² All I/O pins except for LCD pins in open drain mode.

³ Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.

 4 All functional non-supply pins, except for PTB2 are internally clamped to V_{SS} and V_{DD}.

⁵ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁶ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁷ POR will occur below the minimum voltage.

 $^8\,$ Factory trimmed at V_DD = 3.0 V, Temp = 25 °C.





PULLUP RESISTOR TYPICALS - Non LCD Pins

PULLDOWN RESISTOR TYPICALS - Non LCD Pins



Figure 4. Non-LCD pins I/O Pullup and Pulldown Typical Resistor Values (V_{DD} = 3.0 V)



Electrical Characteristics



Figure 5. LCD/GPIO Pins I/O Pullup/Pulldown Typical Resistor Values





Typical VOL vs IOL at VDD = 3V Low Drive (PTxDSN = 0) - Non LCD Pins









1.20 85°C -70°C 1.00 50°C ·25℃ 0.80 - -40°C VOL(V) 0.60 0.40 0.20 0.00 0.0 5.0 15.0 10.0 20.0 25.0 30.0 IOL (mA)

Typical VOL vs IOL at VDD = 3V High Drive (PTxDSN = 1) - Non LCD Pins

Typical VOL vs VDD High Drive (PTxDSN = 1) - Non LCD Pins









Typical VDD - VOH VS IOH at VDD = 3.0V

Typical VDD - VOH vs VDD at Spec IOH

Low Drive (PTxDSN = 0) - Non LCD Pins



Figure 8. Typical High-Side (Source) Characteristics (Non-LCD Pins) — Low Drive (PTxDSn = 0)





TYPICAL VDD - VOH VS IOH at VDD = 3.0V High Drive (PTxDSN = 1) - Non LCD Pins

Figure 9. Typical High-Side (Source) Characteristics(Non-LCD Pins) — High Drive (PTxDSn = 1)





TYPICAL VOL VS IOL at VDD = 3.0V

TYPICAL VOL VS VDD Low Drive (PTxDSN = 0) - LCD/GPIO pins



Figure 10. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins) — Low Drive (PTxDSn = 0)



Electrical Characteristics



VOL VS IOL at VDD = 3.0V High Drive (PTxDSN = 1) - LCD/GPIO pins

TYPICAL VOL VS VDD High Drive (PTxDSN = 1) - LCD/GPIO pins



Figure 11. Typical Low-Side Driver (Sink) Characteristics(LCD/GPIO Pins) — High Drive (PTxDSn = 1)





VDD - VOH VS IOH at VDD = 3.0V Low Drive (PTxDSN = 0) - LCD/GPIO pins

TYPICAL VDD - VOH VS VDD at SPEC IOH Low Drive (PTxDSN = 0) - LCD Pins



