



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

MC9S08SH32 MC9S08SH16

Data Sheet

HCS08
Microcontrollers

MC9S08SH32
Rev. 3
3/2014

freescale.com

 **freescale™**
semiconductor



MC9S08SH32 Series Features

8-Bit HCS08 Central Processor Unit (CPU)

- 40-MHz HCS08 CPU (central processor unit)
- HC08 instruction set with added BGND instruction
- Support for up to 32 interrupt/reset sources

On-Chip Memory

- FLASH read/program/erase over full operating voltage and temperature
- Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and FLASH contents

Power-Saving Modes

- Two very low power stop modes
- Reduced power wait mode
- Very low power real time counter for use in run, wait, and stop

Clock Source Options

- Oscillator (XOSC) — Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
- Internal Clock Source (ICS) — Internal clock source module containing a frequency-locked loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; 1.5% deviation using internal temperature compensation.
- ICS supports bus frequencies from 2 MHz to 20 MHz.

System Protection

- Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
- Low-voltage detection with reset or interrupt; selectable trip points
- Illegal opcode detection with reset
- Illegal address detection with reset
- FLASH block protect

Development Support

- Single-wire background debug interface
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip, in-circuit emulation (ICE) debug module containing two comparators and nine trigger modes. Eight deep FIFO for storing change-of-flow address and event-only data. Debug module supports both tag and force breakpoints.

Peripherals

- **ADC** — 16-channel, 10-bit resolution, 2.5 μ s conversion time, automatic compare function, temperature sensor, internal bandgap reference channel; runs in stop3
- **ACMP** — Analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; output can be optionally routed to TPM module; runs in stop3
- **SCI** — Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
- **SPI** — Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
- **IIC** — Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10-bit addressing
- **MTIM** — 8-bit modulo counter with 8-bit prescaler and overflow interrupt
- **TPMx** — Two 2-channel timer pwm modules (TPM1, TPM2); Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
- **RTC** — (Real-time counter) 8-bit modulus counter with binary or decimal based prescaler; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components, runs in all MCU modes

Input/Output

- 23 general purpose I/O pins (GPIOs) and 1 output-only pin
- 8 interrupt pins with selectable polarity
- Ganged output option for PTB[5:2] and PTC[3:0]; allows single write to change state of multiple pins
- Hysteresis and configurable pull up device on all input pins; Configurable slew rate and drive strength on all output pins.

Package Options

- 28-TSSOP, 28-SOIC, 20-TSSOP, 16-TSSOP



MC9S08SH32 Data Sheet

Covers MC9S08SH32
MC9S08SH16

MC9S08SH32
Rev. 3
3/2014

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

© Freescale Semiconductor, Inc., 2007-2014. All rights reserved.



Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.

Revision Number	Revision Date	Description of Changes
1	10/2007	Updated The ACMP and TPM modules to version 3 and made numerous revisions to the Electricals. Updated device numbering scheme.
2	4/2008	Updated some electricals and made some minor grammatical/formatting revisions. Corrected the SPI block module version. Removed incorrect ADC temperature sensor value from the Features section. Updated the package information with a sample mask set identifier.
3	3/2014	Added a note to the Section 9.1, “Introduction” ; updated Section 11.4.5, “Internal Reference Clock” ; updated Section A.14.1, “Radiated Emissions” ; updated Figure 4-1, Figure 4-6 ; updated Table 4-4 ; updated Table 7-2 .

© Freescale Semiconductor, Inc., 2007-2014. All rights reserved.
This product incorporates SuperFlash® Technology licensed from SST.

List of Chapters

Chapter 1	Device Overview	19
Chapter 2	Pins and Connections	23
Chapter 3	Modes of Operation	31
Chapter 4	Memory	37
Chapter 5	Resets, Interrupts, and General System Control.....	59
Chapter 6	Parallel Input/Output Control.....	75
Chapter 7	Central Processor Unit (S08CPUV3).....	93
Chapter 8	Analog Comparator 5-V (S08ACMPV3).....	113
Chapter 9	Analog-to-Digital Converter (S08ADC10V1).....	121
Chapter 10	Inter-Integrated Circuit (S08IICV2)	149
Chapter 11	Internal Clock Source (S08ICSV2).....	167
Chapter 12	Modulo Timer (S08MTIMV1).....	181
Chapter 13	Real-Time Counter (S08RTCV1)	191
Chapter 14	Serial Communications Interface (S08SCIV4).....	201
Chapter 15	Serial Peripheral Interface (S08SPIV3)	221
Chapter 16	Timer Pulse-Width Modulator (S08TPMV3)	237
Chapter 17	Development Support	261
Appendix A	Electrical Characteristics.....	283
Appendix B	Ordering Information and Mechanical Drawings.....	313



Contents

Section Number	Title	Page
Chapter 1 Device Overview		
1.1	Devices in the MC9S08SH32 Series	19
1.2	MCU Block Diagram	20
1.3	System Clock Distribution	22
Chapter 2 Pins and Connections		
2.1	Device Pin Assignment	23
2.2	Recommended System Connections	25
2.2.1	Power	26
2.2.2	Oscillator (XOSC)	26
2.2.3	<u>RESET</u>	27
2.2.4	Background / Mode Select (BKGD/MS)	27
2.2.5	General-Purpose I/O and Peripheral Ports	28
Chapter 3 Modes of Operation		
3.1	Introduction	31
3.2	Features	31
3.3	Run Mode	31
3.4	Active Background Mode	31
3.5	Wait Mode	32
3.6	Stop Modes	32
3.6.1	Stop3 Mode	33
3.6.2	Stop2 Mode	34
3.6.3	On-Chip Peripheral Modules in Stop Modes	34
Chapter 4 Memory		
4.1	MC9S08SH32 Series Memory Map	37
4.2	Reset and Interrupt Vector Assignments	38
4.3	Register Addresses and Bit Assignments	39
4.4	RAM	46
4.5	FLASH	46
4.5.1	Features	47
4.5.2	Program and Erase Times	47

Section Number	Title	Page
4.5.3	Program and Erase Command Execution	48
4.5.4	Burst Program Execution.....	49
4.5.5	Access Errors	51
4.5.6	FLASH Block Protection.....	51
4.5.7	Vector Redirection	52
4.6	Security.....	52
4.7	FLASH Registers and Control Bits	53
4.7.1	FLASH Clock Divider Register (FCDIV).....	54
4.7.2	FLASH Options Register (FOPT and NVOPT).....	55
4.7.3	FLASH Configuration Register (FCNFG)	56
4.7.4	FLASH Protection Register (FPROT and NVPROT)	56
4.7.5	FLASH Status Register (FSTAT).....	57
4.7.6	FLASH Command Register (FCMD).....	58

Chapter 5 Resets, Interrupts, and General System Control

5.1	Introduction	59
5.2	Features	59
5.3	MCU Reset.....	59
5.4	Computer Operating Properly (COP) Watchdog.....	60
5.5	Interrupts	61
5.5.1	Interrupt Stack Frame	62
5.5.2	External Interrupt Request Pin (IRQ)	63
5.5.3	Interrupt Vectors, Sources, and Local Masks	63
5.6	Low-Voltage Detect (LVD) System	65
5.6.1	Power-On Reset Operation	65
5.6.2	Low-Voltage Detection (LVD) Reset Operation.....	65
5.6.3	Low-Voltage Warning (LVW) Interrupt Operation.....	65
5.7	Reset, Interrupt, and System Control Registers and Control Bits	65
5.7.1	Interrupt Pin Request Status and Control Register (IRQSC).....	66
5.7.2	System Reset Status Register (SRS)	67
5.7.3	System Background Debug Force Reset Register (SBDFR).....	68
5.7.4	System Options Register 1 (SOPT1)	69
5.7.5	System Options Register 2 (SOPT2)	70
5.7.6	System Device Identification Register (SDIDH, SDIDL).....	71
5.7.7	System Power Management Status and Control 1 Register (SPMSC1)	72
5.7.8	System Power Management Status and Control 2 Register (SPMSC2)	73

Chapter 6 Parallel Input/Output Control

6.1	Port Data and Data Direction	75
6.2	Pull-up, Slew Rate, and Drive Strength	76

Section Number	Title	Page
6.3	Ganged Output	77
6.4	Pin Interrupts	78
	6.4.1 Edge-Only Sensitivity	78
	6.4.2 Edge and Level Sensitivity	79
	6.4.3 Pull-up/Pull-down Resistors	79
	6.4.4 Pin Interrupt Initialization	79
6.5	Pin Behavior in Stop Modes.....	79
6.6	Parallel I/O and Pin Control Registers	80
	6.6.1 Port A Registers	81
	6.6.2 Port B Registers	86
	6.6.3 Port C Registers	90

Chapter 7 Central Processor Unit (S08CPUV3)

7.1	Introduction	93
	7.1.1 Features	93
7.2	Programmer's Model and CPU Registers	94
	7.2.1 Accumulator (A)	94
	7.2.2 Index Register (H:X)	94
	7.2.3 Stack Pointer (SP)	95
	7.2.4 Program Counter (PC)	95
	7.2.5 Condition Code Register (CCR)	95
7.3	Addressing Modes	97
	7.3.1 Inherent Addressing Mode (INH)	97
	7.3.2 Relative Addressing Mode (REL)	97
	7.3.3 Immediate Addressing Mode (IMM)	97
	7.3.4 Direct Addressing Mode (DIR)	97
	7.3.5 Extended Addressing Mode (EXT)	98
	7.3.6 Indexed Addressing Mode	98
7.4	Special Operations	99
	7.4.1 Reset Sequence	99
	7.4.2 Interrupt Sequence	99
	7.4.3 Wait Mode Operation	100
	7.4.4 Stop Mode Operation	100
	7.4.5 BGND Instruction	101
7.5	HCS08 Instruction Set Summary	102

Chapter 8 Analog Comparator 5-V (S08ACMPV3)

8.1	Introduction	113
	8.1.1 ACMP Configuration Information	113
	8.1.2 ACMP/TPM Configuration Information	113

Section Number	Title	Page
8.2	Features	115
8.3	Modes of Operation.....	115
	8.3.1 ACMP in Wait Mode	115
	8.3.2 ACMP in Stop Modes.....	115
	8.3.3 ACMP in Active Background Mode	115
8.4	Block Diagram	115
8.5	External Signal Description	117
8.6	Memory Map	117
	8.6.1 Register Descriptions	117
8.7	Functional Description	119

Chapter 9 Analog-to-Digital Converter (S08ADC10V1)

9.1	Introduction	121
	9.1.1 Channel Assignments	121
	9.1.2 Analog Power and Ground Signal Names	122
	9.1.3 Alternate Clock	122
	9.1.4 Hardware Trigger.....	122
	9.1.5 Temperature Sensor	122
	9.1.6 Features	125
	9.1.7 Block Diagram.....	125
9.2	External Signal Description	126
	9.2.1 Analog Power (V_{DDAD}).....	127
	9.2.2 Analog Ground (V_{SSAD}).....	127
	9.2.3 Voltage Reference High (V_{REFH})	127
	9.2.4 Voltage Reference Low (V_{REFL})	127
	9.2.5 Analog Channel Inputs (AD x).....	127
9.3	Register Definition	127
	9.3.1 Status and Control Register 1 (ADCSC1)	127
	9.3.2 Status and Control Register 2 (ADCSC2)	129
	9.3.3 Data Result High Register (ADCRH).....	130
	9.3.4 Data Result Low Register (ADCRL).....	130
	9.3.5 Compare Value High Register (ADCCVH).....	131
	9.3.6 Compare Value Low Register (ADCCVL).....	131
	9.3.7 Configuration Register (ADCCFG).....	131
	9.3.8 Pin Control 1 Register (APCTL1)	133
	9.3.9 Pin Control 2 Register (APCTL2)	134
	9.3.10 Pin Control 3 Register (APCTL3)	135
9.4	Functional Description	136
	9.4.1 Clock Select and Divide Control	136
	9.4.2 Input Select and Pin Control	137
	9.4.3 Hardware Trigger	137

Section Number	Title	Page
9.4.4	Conversion Control.....	137
9.4.5	Automatic Compare Function.....	140
9.4.6	MCU Wait Mode Operation.....	140
9.4.7	MCU Stop3 Mode Operation.....	140
9.4.8	MCU Stop1 and Stop2 Mode Operation.....	141
9.5	Initialization Information	141
9.5.1	ADC Module Initialization Example	141
9.6	Application Information.....	143
9.6.1	External Pins and Routing	143
9.6.2	Sources of Error	145

Chapter 10 Inter-Integrated Circuit (S08IICV2)

10.1	Introduction	149
10.1.1	Module Configuration.....	149
10.1.2	Features	151
10.1.3	Modes of Operation	151
10.1.4	Block Diagram	151
10.2	External Signal Description	152
10.2.1	SCL — Serial Clock Line.....	152
10.2.2	SDA — Serial Data Line	152
10.3	Register Definition	152
10.3.1	IIC Address Register (IICA).....	153
10.3.2	IIC Frequency Divider Register (IICF)	153
10.3.3	IIC Control Register (IICC1)	156
10.3.4	IIC Status Register (IICS).....	156
10.3.5	IIC Data I/O Register (IICD)	157
10.3.6	IIC Control Register 2 (IICC2).....	158
10.4	Functional Description	159
10.4.1	IIC Protocol.....	159
10.4.2	10-bit Address	162
10.4.3	General Call Address	163
10.5	Resets	163
10.6	Interrupts	163
10.6.1	Byte Transfer Interrupt.....	163
10.6.2	Address Detect Interrupt.....	164
10.6.3	Arbitration Lost Interrupt.....	164
10.7	Initialization/Application Information	165

Chapter 11 Internal Clock Source (S08ICSV2)

11.1	Introduction	167
------	--------------------	-----

Section Number	Title	Page
11.1.1	Module Configuration.....	167
11.1.2	Features	169
11.1.3	Block Diagram.....	169
11.1.4	Modes of Operation	170
11.2	External Signal Description	171
11.3	Register Definition	171
11.3.1	ICS Control Register 1 (ICSC1)	172
11.3.2	ICS Control Register 2 (ICSC2)	173
11.3.3	ICS Trim Register (ICSTRM).....	174
11.3.4	ICS Status and Control (ICSSC).....	174
11.4	Functional Description	175
11.4.1	Operational Modes.....	175
11.4.2	Mode Switching.....	177
11.4.3	Bus Frequency Divider	178
11.4.4	Low Power Bit Usage	178
11.4.5	Internal Reference Clock	178
11.4.6	Optional External Reference Clock	178
11.4.7	Fixed Frequency Clock	179

Chapter 12 Modulo Timer (S08MTIMV1)

12.1	Introduction	181
12.1.1	MTIM Configuration Information	181
12.1.2	Features	183
12.1.3	Modes of Operation	183
12.1.4	Block Diagram	184
12.2	External Signal Description	184
12.3	Register Definition	185
12.3.1	MTIM Status and Control Register (MTIMSC)	186
12.3.2	MTIM Clock Configuration Register (MTIMCLK).....	187
12.3.3	MTIM Counter Register (MTIMCNT).....	188
12.3.4	MTIM Modulo Register (MTIMMOD).....	188
12.4	Functional Description	189
12.4.1	MTIM Operation Example	190

Chapter 13 Real-Time Counter (S08RTCV1)

13.1	Introduction	191
13.1.1	Features	193
13.1.2	Modes of Operation	193
13.1.3	Block Diagram	194
13.2	External Signal Description	194

Section Number	Title	Page
13.3	Register Definition	194
13.3.1	RTC Status and Control Register (RTCSC).....	195
13.3.2	RTC Counter Register (RTCCNT).....	196
13.3.3	RTC Modulo Register (RTCMOD)	196
13.4	Functional Description	196
13.4.1	RTC Operation Example.....	197
13.5	Initialization/Application Information	198

Chapter 14 Serial Communications Interface (S08SCIV4)

14.1	Introduction	201
14.1.1	Features	203
14.1.2	Modes of Operation	203
14.1.3	Block Diagram	204
14.2	Register Definition	206
14.2.1	SCI Baud Rate Registers (SCIxBDH, SCIxBDL)	206
14.2.2	SCI Control Register 1 (SCIxC1)	207
14.2.3	SCI Control Register 2 (SCIxC2)	208
14.2.4	SCI Status Register 1 (SCIxS1)	209
14.2.5	SCI Status Register 2 (SCIxS2)	211
14.2.6	SCI Control Register 3 (SCIxC3)	212
14.2.7	SCI Data Register (SCIxD)	213
14.3	Functional Description	213
14.3.1	Baud Rate Generation	213
14.3.2	Transmitter Functional Description	214
14.3.3	Receiver Functional Description	215
14.3.4	Interrupts and Status Flags	217
14.3.5	Additional SCI Functions	218

Chapter 15 Serial Peripheral Interface (S08SPIV3)

15.1	Introduction	221
15.1.1	Features	223
15.1.2	Block Diagrams	223
15.1.3	SPI Baud Rate Generation	225
15.2	External Signal Description	226
15.2.1	SPSCK — SPI Serial Clock	226
15.2.2	MOSI — Master Data Out, Slave Data In	226
15.2.3	MISO — Master Data In, Slave Data Out	226
15.2.4	\overline{SS} — Slave Select	226
15.3	Modes of Operation	227
15.3.1	SPI in Stop Modes	227

Section Number	Title	Page
15.4	Register Definition	227
15.4.1	SPI Control Register 1 (SPIxC1).....	227
15.4.2	SPI Control Register 2 (SPIxC2).....	228
15.4.3	SPI Baud Rate Register (SPIxBR).....	229
15.4.4	SPI Status Register (SPIxS).....	230
15.4.5	SPI Data Register (SPIxD)	231
15.5	Functional Description	232
15.5.1	SPI Clock Formats	232
15.5.2	SPI Interrupts	235
15.5.3	Mode Fault Detection	235

Chapter 16 Timer Pulse-Width Modulator (S08TPMV3)

16.1	Introduction	237
16.1.1	TPM Configuration Information.....	237
16.1.2	TPM Pin Repositioning	237
16.1.3	Features	239
16.1.4	Modes of Operation	239
16.1.5	Block Diagram	240
16.2	Signal Description	242
16.2.1	Detailed Signal Descriptions	242
16.3	Register Definition	246
16.3.1	TPM Status and Control Register (TPMxCSC)	246
16.3.2	TPM-Counter Registers (TPMxCNTH:TPMxCNTL).....	247
16.3.3	TPM Counter Modulo Registers (TPMxMODH:TPMxMODL).....	248
16.3.4	TPM Channel n Status and Control Register (TPMxCnSC)	249
16.3.5	TPM Channel Value Registers (TPMxCnVH:TPMxCnVL)	251
16.4	Functional Description	252
16.4.1	Counter.....	253
16.4.2	Channel Mode Selection	255
16.5	Reset Overview	258
16.5.1	General.....	258
16.5.2	Description of Reset Operation.....	258
16.6	Interrupts	258
16.6.1	General.....	258
16.6.2	Description of Interrupt Operation	259

Chapter 17 Development Support

17.1	Introduction	261
17.1.1	Forcing Active Background.....	261
17.1.2	Features	262

Section Number	Title	Page
17.2	Background Debug Controller (BDC)	262
17.2.1	BKGD Pin Description	263
17.2.2	Communication Details	264
17.2.3	BDC Commands	268
17.2.4	BDC Hardware Breakpoint.....	270
17.3	On-Chip Debug System (DBG)	271
17.3.1	Comparators A and B	271
17.3.2	Bus Capture Information and FIFO Operation	271
17.3.3	Change-of-Flow Information	272
17.3.4	Tag vs. Force Breakpoints and Triggers	272
17.3.5	Trigger Modes.....	273
17.3.6	Hardware Breakpoints	275
17.4	Register Definition	275
17.4.1	BDC Registers and Control Bits	275
17.4.2	System Background Debug Force Reset Register (SBDFR).....	277
17.4.3	DBG Registers and Control Bits.....	278

Appendix A Electrical Characteristics

A.1	Introduction	283
A.2	Parameter Classification.....	283
A.3	Absolute Maximum Ratings.....	283
A.4	Thermal Characteristics.....	285
A.5	ESD Protection and Latch-Up Immunity	287
A.6	DC Characteristics.....	288
A.7	Supply Current Characteristics.....	292
A.8	External Oscillator (XOSC) Characteristics	296
A.9	Internal Clock Source (ICS) Characteristics	298
A.10	Analog Comparator (ACMP) Electricals	299
A.11	ADC Characteristics.....	300
A.12	AC Characteristics.....	304
A.12.1	Control Timing	304
A.12.2	TPM/MTIM Module Timing	306
A.12.3	SPI.....	307
A.13	Flash Specifications.....	310
A.14	EMC Performance	311
A.14.1	Radiated Emissions	311

Appendix B Ordering Information and Mechanical Drawings

B.1	Ordering Information	313
B.1.1	Device Numbering Scheme	313

B.2 Package Information and Mechanical Drawings	314
---	-----

Chapter 1

Device Overview

The MC9S08SH32 members of the low-cost, high-performance HCS08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced HCS08 core and are available with a variety of modules, memory sizes, memory types, and package types.

1.1 Devices in the MC9S08SH32 Series

Table 1-1 summarizes the feature set available in the MC9S08SH32 series of MCUs.


Table 1-1. MC9S08SH32 Series Features by MCU and Package

Feature	9S08SH32			9S08SH16		
FLASH size (bytes)	32768			16384		
RAM size (bytes)	1024					
Pin quantity	28	20	16	28	20	16
ACMP	yes					
ADC channels	16	12	8	16	12	8
DBG	yes					
ICS	yes					
IIC	yes					
IRQ	yes					
MTIM	yes					
Pin Interrupts	8					
Pin I/O ¹	23	17	13	23	17	13
RTC	yes					
SCI	yes					
SPI	yes					
TPM1 channels	2					
TPM2 channels	2					
XOSC	yes					

¹ Port I/O count does not include the output-only PTA4/ACMPO/BKGD/MS.

1.2 MCU Block Diagram

The block diagram in [Figure 1-1](#) shows the structure of the MC9S08SH32 Series MCU.



△ = Pin can be enabled as part of the ganged output drive feature

NOTE: PTC7-PTC0 and PTA7-PTA6 not available on 16-pin Packages

PTC7-PTC4 and PTA7-PTA6 not available on 20-pin Packages

For the 16-pin and 20-pin packages: V_{DDA}/V_{REFH} and V_{SSA}/V_{REFL} are double bonded to V_{DD} and V_{SS} respectively.

When PTA4 is configured as BKGD, pin becomes bi-directional.

Figure 1-1. MC9S08SH32 Series Block Diagram

Table 1-2 provides the functional version of the on-chip modules

Table 1-2. Module Versions

Module	Version
Analog Comparator (5V) (ACMP)	3
Analog-to-Digital Converter (ADC)	1
Central Processor Unit (CPU)	3
Inter-Integrated Circuit (IIC)	2
Internal Clock Source (ICS)	2
Low Power Oscillator (XOSC)	1
Modulo Timer (MTIM)	1
On-Chip In-Circuit Emulator (DBG)	2
Real-Time Counter (RTC)	1
Serial Peripheral Interface (SPI)	3
Serial Communications Interface (SCI)	4
Timer Pulse Width Modulator (TPM)	3

1.3 System Clock Distribution

Figure 1-2 shows a simplified clock connection diagram. Some modules in the MCU have selectable clock inputs as shown. The clock inputs to the modules indicate the clock(s) that are used to drive the module function.

The following defines the clocks used in this MCU:

- BUSCLK — The frequency of the bus is always half of ICSOUT.
- ICSOUT — Primary output of the ICS and is twice the bus frequency.
- ICSLCLK — Development tools can select this clock source to speed up BDC communications in systems where the bus clock is configured to run at a very slow frequency.
- ICSERCLK — External reference clock can be selected as the RTC clock source and as the alternate clock for the ADC module.
- ICSIRCLK — Internal reference clock can be selected as the RTC clock source.
- ICSFFCLK — Fixed frequency clock can be selected as clock source for the TPM1, TPM2 and MTIM modules.
- LPOCLK — Independent 1-kHz clock source that can be selected as the clock source for the COP and RTC modules.
- TCLK — External input clock source for TPM1, TPM2 and MTIM and is referenced as TPMCLK in TPM chapters.




Figure 1-2. System Clock Distribution Diagram

Chapter 2

Pins and Connections

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

2.1 Device Pin Assignment

Figure 2-1 - Figure 2-3 shows the pin assignments for the MC9S08SH32 Series devices.




Figure 2-1. 28-Pin SOIC and TSSOP




Figure 2-2. 20-Pin TSSOP





Figure 2-3. 16-Pin TSSOP

2.2 Recommended System Connections

Figure 2-4 shows pin connections that are common to MC9S08SH32 Series application systems.



NOTES:

- External crystal circuit not required if using the internal clock option.
- RESET pin can only be used to reset into user mode, you can not enter BDM using RESET pin. BDM can be entered by holding MS low during POR or writing a 1 to BDFR in SBDFR with MS low after issuing BDM command.
- RC filter on RESET pin recommended for noisy environments.
- For the 16-pin and 20-pin packages: V_{DDA}/V_{REFH} and V_{SSA}/V_{REFL} are double bonded to V_{DD} and V_{SS} respectively.
- When PTA4 is configured as BKGD, pin becomes bi-directional.

Figure 2-4. Basic System Connections