

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# LPC11C12/C14

# 32-bit ARM Cortex-M0 microcontroller; 16/32 kB flash, 8 kB SRAM; C CAN

Rev. 00.05 — 23 April 2010

Preliminary data sheet

# 1. General description

The LPC11C12/C14 are an ARM Cortex-M0 based, low-cost 32-bit MCU family, designed for 8/16-bit microcontroller applications, offering performance, low power, simple instruction set and memory addressing together with reduced code size compared to existing 8/16-bit architectures.

The LPC11C12/C14 operate at CPU frequencies of up to 50 MHz.

The peripheral complement of the LPC11C12/C14 includes 16/32 kB of flash memory, 8 kB of data memory, one C\_CAN controller, one Fast-mode Plus I<sup>2</sup>C-bus interface, one RS-485/EIA-485 UART, two SPI interfaces with SSP features, four general purpose counter/timers, a 10-bit ADC, and 40 general purpose I/O pins.

On-chip C\_CAN drivers and flash In-System Programming tools via C\_CAN are included.

# 2. Features and benefits

#### System:

- ◆ ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.
- ◆ ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
- Serial Wire Debug.
- System tick timer.

#### Memory:

- 32 kB (LPC11C14) or 16 kB (LPC11C12) on-chip flash programming memory.
- ♦ 8 kB SRAM.
- In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
- Flash ISP commands can be issued via UART or C\_CAN.

#### Digital peripherals:

- ◆ 40 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
- GPIO pins can be used as edge and level sensitive interrupt sources.
- High-current output driver (20 mA) on one pin.
- ◆ High-current sink drivers (20 mA) on two I<sup>2</sup>C-bus pins in Fast-mode Plus.
- Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.
- Programmable WatchDog Timer (WDT).

### Analog peripherals:

◆ 10-bit ADC with input multiplexing among 8 pins.



#### Serial interfaces:

- ◆ UART with fractional baud rate generation, internal FIFO, and RS-485 support.
- Two SPI controllers with SSP features and with FIFO and multi-protocol capabilities.
- ◆ I<sup>2</sup>C-bus interface supporting full I<sup>2</sup>C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.
- C\_CAN controller. On-chip C\_CAN drivers included.

#### Clock generation:

- ◆ 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
- Crystal oscillator with an operating range of 1 MHz to 25 MHz.
- ◆ Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.
- PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.
- Clock output function with divider that can reflect the system oscillator, IRC, CPU clock, or the Watchdog clock.

#### Power control:

- Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.
- ◆ Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.
- Processor wake-up from Deep-sleep mode via a dedicated start logic using 13 of the GPIO pins.
- Power-On Reset (POR).
- Brownout detect with four separate thresholds for interrupt and forced reset.
- Unique device serial number for identification.
- Single 3.3 V power supply (1.8 V to 3.6 V).
- Available as 48-pin LQFP package.

# 3. Applications

- eMetering
- Elevator systems

- Industrial and sensor based networks
- White goods

# 4. Ordering information

Table 1. Ordering information

Type number	Package		
71.	Name	Description	Version
LPC11C12FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body 7 $\times$ 7 $\times$ 1.4 mm	sot313-2
LPC11C14FBD48/301	LQFP48	LQFP48: plastic low profile quad flat package; 48 leads; body $7\times7\times1.4~\text{mm}$	sot313-2




# 4.1 Ordering options

Table 2. **Ordering options** 

NXP Semiconduc	tors				O,	.PC110	C12/C1	4,
						ALT DRA	DRAKE ORAKE	PART DA
	Ordering o	ptions					ORAN ORA	A DA
Table 2. Ordering opt	tions Flash To	otal U	<sup>2</sup> C/ Fast+	SPI	C_CAN	ADC channels	Package	A DRAM
	tions Flash To Sl	otal U		SPI 2	<b>C_CAN</b>	_	Package LQFP48	ORAN I


# **Block diagram**





# **Pinning information**

#### 6.1 **Pinning**





# 6.2 Pin description

LPC11C14 pin description table (LQFP48 package)

Pin   Type   Description   D	NXP Semicondu	ctors					
SET/PIO0_0 3U I RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  I/O PIO0_0 — General purpose digital input/output pin. A LOW level on this p during reset starts the flash ISP command handler via UART (if PIO0_3 is HIGH) or via C_OAN (if PIO0_3 is LOW).  O CLKOUT — Clockout pin.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O SELO — Slave Select for SPI0.  I CT16B0_CAPO — Capture input 0 for 16-bit timer 0.  O SELO — Slave Select for SPI0.  O SSELO — Slave Select for SPI0.  O SID — PIO0_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via UART.  O 4/SCL — 153 — I/O PIO0_4 — General purpose digital input/output pin (open-drain).  O 5/SDA — 163 — I/O PIO0_5 — General purpose digital input/output pin (open-drain).  I/O SCL —  ?C-bus, open-drain clock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain clock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain a lock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain data input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain data input/output pin (open-drain).  I/O SOKO — Serial clock for SPI0.  O _7/CTS — 232 — I/O PIO0_5 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O _8/MISO// PIO0_7 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O _9/MOSIO/ Ball PIO0_9 — General purpose digital input/output pin.  I/O MOSIO — Master In Slave Out for SPI0.  O _7/CT6B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/ SPI0_10 — General purpose digital input/output pin.  I/O SCKO — Serial clock for	6.2	Pin des	cription	DRA DRA			
SET/PIO0_0 3U I RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  I/O PIO0_0 — General purpose digital input/output pin. A LOW level on this p during reset starts the flash ISP command handler via UART (if PIO0_3 is HIGH) or via C_OAN (if PIO0_3 is LOW).  O CLKOUT — Clockout pin.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O SELO — Slave Select for SPI0.  I CT16B0_CAPO — Capture input 0 for 16-bit timer 0.  O SELO — Slave Select for SPI0.  O SSELO — Slave Select for SPI0.  O SID — PIO0_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via UART.  O 4/SCL — 153 — I/O PIO0_4 — General purpose digital input/output pin (open-drain).  O 5/SDA — 163 — I/O PIO0_5 — General purpose digital input/output pin (open-drain).  I/O SCL —  ?C-bus, open-drain clock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain clock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain a lock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain data input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain data input/output pin (open-drain).  I/O SOKO — Serial clock for SPI0.  O _7/CTS — 232 — I/O PIO0_5 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O _8/MISO// PIO0_7 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O _9/MOSIO/ Ball PIO0_9 — General purpose digital input/output pin.  I/O MOSIO — Master In Slave Out for SPI0.  O _7/CT6B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/ SPI0_10 — General purpose digital input/output pin.  I/O SCKO — Serial clock for	able 3. LPC11C14	pin descrip	otion table (	LQFP48 package)			
SET/PIO0_0 3U I RESET — External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  I/O PIO0_0 — General purpose digital input/output pin. A LOW level on this p during reset starts the flash ISP command handler via UART (if PIO0_3 is HIGH) or via C_OAN (if PIO0_3 is LOW).  O CLKOUT — Clockout pin.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O SELO — Slave Select for SPI0.  I CT16B0_CAPO — Capture input 0 for 16-bit timer 0.  O SELO — Slave Select for SPI0.  O SSELO — Slave Select for SPI0.  O SID — PIO0_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via UART.  O 4/SCL — 153 — I/O PIO0_4 — General purpose digital input/output pin (open-drain).  O 5/SDA — 163 — I/O PIO0_5 — General purpose digital input/output pin (open-drain).  I/O SCL —  ?C-bus, open-drain clock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain clock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain a lock input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain data input/output pin (open-drain).  I/O SDA —  ?C-bus, open-drain data input/output pin (open-drain).  I/O SOKO — Serial clock for SPI0.  O _7/CTS — 232 — I/O PIO0_5 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O _8/MISO// PIO0_7 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O _9/MOSIO/ Ball PIO0_9 — General purpose digital input/output pin.  I/O MOSIO — Master In Slave Out for SPI0.  O _7/CT6B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/ SPI0_10 — General purpose digital input/output pin.  I/O SCKO — Serial clock for	Symbol	Pin	Туре	Description			
causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.  I/O PIO0_0 — General purpose digital input/output pin.  0_1/CLKOUT/ 2B0_MAT2    I/O PIO0_1 — General purpose digital input/output pin. A LOW level on this p during reset starts the flash ISP command handler via UART (if PIO0_3 is HIGH) or via C_CAN (if PIO0_3 is LOW).    O CLKOUT — Clockout pin.	PIO0_0 to PIO0_11		I/O	<b>Port 0</b> — Port 0 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 0 pins depends on the function selected through the IOCONFIG register block.			
1/CLKOUT/   280_MAT2	RESET/PIO0_0	3[1]	I	causing I/O ports and peripherals to take on their default states, and			
during reset starts the flash ISP command handler via UART (if PIO0_3 is HIGH) or via C_OAN (if PIO0_3 is LOW).  O CLKOUT — Clockout pin.  O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  O_2/SSEL0/ 6B0_CAPO  10 2  I/O PIO0_2 — General purpose digital input/output pin.  O SSEL0 — Slave Select for SPI0.  I CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.  O_3 = 14 2  I/O PIO0_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via UART.  I/O PIO0_4 — General purpose digital input/output pin (open-drain).  I/O SCL — I²C-bus, open-drain clock input/output. High-current sink only if I²C fast-mode Plus is selected in the I/O configuration register.  O_6/SCK0			I/O	PIO0_0 — General purpose digital input/output pin.			
O CT32B0_MAT2 — Match output 2 for 32-bit timer 0.  0_2/SSEL0/ 6B0_CAP0  102	PIO0_1/CLKOUT/ 4 CT32B0_MAT2		I/O	<b>PIOO_1</b> — General purpose digital input/output pin. A LOW level on this pin during reset starts the flash ISP command handler via UART (if PIOO_3 is HIGH) or via C_CAN (if PIOO_3 is LOW).			
10 2  I/O   PIO0_2 — General purpose digital input/output pin.			0	CLKOUT — Clockout pin.			
O SSEL0 — Slave Select for SPI0.  I CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.  O_3 14[2] I/O PIOO_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIOO_1, a LOW level start the flash ISP command handler via C_CAN and a HIGH level starts the flash ISP command handler via UART.  O_4/SCL 15[3] I/O PIOO_4 — General purpose digital input/output pin (open-drain).  I/O SCL — I²C-bus, open-drain clock input/output. High-current sink only if I²C Fast-mode Plus is selected in the I/O configuration register.  O_5/SDA 16[3] I/O PIOO_5 — General purpose digital input/output pin (open-drain).  I/O SDA — I²C-bus, open-drain data input/output pin (open-drain).  SDA — I²C-bus, open-drain data input/output pin (open-drain).  Fast-mode Plus is selected in the I/O configuration register.  O_6/SCKO 22[2] I/O PIOO_6 — General purpose digital input/output pin.  SCKO — Serial clock for SPI0.  O_7/CTS 23[2] I/O PIOO_7 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  O_8/MISOO/ 6BO_MATO			0	CT32B0_MAT2 — Match output 2 for 32-bit timer 0.			
CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.   CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.   PIO0_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via C_CAN and a HIGH level starts the flash ISP command handler via UART.   O_4/SCL	O0_2/SSEL0/	10[2]	I/O	PIO0_2 — General purpose digital input/output pin.			
14 2  I/O   PIO0_3 — General purpose digital input/output pin. This pin is monitored during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via C_CAN and a HIGH level starts the flash ISP command handler via UART.	C116B0_CAP0		0	SSEL0 — Slave Select for SPI0.			
during reset: Together with a LOW level on pin PIO0_1, a LOW level start the flash ISP command handler via C_CAN and a HIGH level starts the flash ISP command handler via UART.  0_4/SCL  15[3] I/O PIO0_4 — General purpose digital input/output pin (open-drain).  I/O SCL — I²C-bus, open-drain clock input/output. High-current sink only if I² Fast-mode Plus is selected in the I/O configuration register.  0_5/SDA  16[3] I/O PIO0_5 — General purpose digital input/output pin (open-drain).  I/O SDA — I²C-bus, open-drain data input/output. High-current sink only if I²C Fast-mode Plus is selected in the I/O configuration register.  0_6/SCKO  22[2] I/O PIO0_6 — General purpose digital input/output pin.  I/O SCKO — Serial clock for SPI0.  0_7/CTS  23[2] I/O PIO0_7 — General purpose digital input/output pin (high-current output driver).  I CTS — Clear To Send input for UART.  0_8/MISOO/  6B0_MATO  MISOO — Master In Slave Out for SPI0.  0 CT16B0_MAT0 — Match output 0 for 16-bit timer 0.  0_9/MOSIO/  6B0_MAT1  I/O MOSIO — Master Out Slave In for SPI0.  0 CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/  29[2] I SWCLK — Serial wire clock.  I/O PIO0_10 — General purpose digital input/output pin.  I/O SCKO — Serial clock for SPI0.			I	CT16B0_CAP0 — Capture input 0 for 16-bit timer 0.			
I/O   SCL — I²C-bus, open-drain clock input/output. High-current sink only if I²   Fast-mode Plus is selected in the I/O configuration register.    I/O   PIO0_5 — General purpose digital input/output pin (open-drain).	O0_3	14 <mark>[2]</mark>	I/O	during reset: Together with a LOW level on pin PIO0_1, a LOW level starts the flash ISP command handler via C_CAN and a HIGH level starts the			
Fast-mode Plus is selected in the I/O configuration register.    16 3	IO0_4/SCL	15 <mark>[3]</mark>	I/O	PIO0_4 — General purpose digital input/output pin (open-drain).			
I/O   SDA — I²C-bus, open-drain data input/output. High-current sink only if I²C   Fast-mode Plus is selected in the I/O configuration register.			I/O	$ {\bf SCL-l^2C} - {\bf I^2C} - {\bf bus}, \ open-drain \ clock \ input/output. \ High-current \ sink \ only \ if \ I^2C \ Fast-mode \ Plus \ is \ selected \ in \ the \ I/O \ configuration \ register. $			
Fast-mode Plus is selected in the I/O configuration register.  0_6/SCK0 22[2] I/O PIO0_6 — General purpose digital input/output pin.  1/O SCK0 — Serial clock for SPI0.  1/O PIO0_7 — General purpose digital input/output pin (high-current output driver).  1 CTS — Clear To Send input for UART.  1/O PIO0_8 — General purpose digital input/output pin.  1/O MISO0 — Master In Slave Out for SPI0.  1/O MISO0 — Match output 0 for 16-bit timer 0.  1/O PIO0_9 — General purpose digital input/output pin.  1/O MOSI0 — Master Out Slave In for SPI0.  1/O MOSI0 — Master Out Slave In for SPI0.  1/O CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  1/O MOSI0 — Master Out Slave In for SPI0.  1/O CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  1/O CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  1/O SCK0 — Serial wire clock.  1/O PIO0_10 — General purpose digital input/output pin.  1/O SCK0 — Serial clock for SPI0.	PIO0_5/SDA	16 <mark>3</mark>	I/O	PIO0_5 — General purpose digital input/output pin (open-drain).			
I/O   SCK0 — Serial clock for SPI0.			I/O				
D_7/CTS   23 2    I/O   PIO0_7 — General purpose digital input/output pin (high-current output driver).     CTS — Clear To Send input for UART.   O_8/MISOO/ 6B0_MATO   27 2    I/O   PIO0_8 — General purpose digital input/output pin.   I/O   MISOO — Master In Slave Out for SPIO.   O   CT16B0_MATO — Match output 0 for 16-bit timer 0.   O_9/MOSIO/ 6B0_MAT1   I/O   PIO0_9 — General purpose digital input/output pin.   O   MOSIO — Master Out Slave In for SPIO.   O   CT16B0_MAT1 — Match output 1 for 16-bit timer 0.   O   CT16B0_MAT1 — Match output 1 for 16-bit timer 0.   O   CT16B0_MAT1 — Match output 1 for 16-bit timer 0.   O   CT16B0_MAT1 — General purpose digital input/output pin.   O   CCT16BO_MAT2   O   CCT16BO_MAT2   O   CCT16BO_MAT3   O   CCT16BO_MAT4   O   CCT16BO_MAT5   O   CCT	PIO0_6/SCK0	22[2]					
driver).  I CTS — Clear To Send input for UART.  0_8/MISO0/ 6B0_MAT0    I/O   PIO0_8 — General purpose digital input/output pin.   I/O   MISO0 — Master In Slave Out for SPI0.   O   CT16B0_MAT0 — Match output 0 for 16-bit timer 0.  0_9/MOSI0/ 6B0_MAT1    I/O   PIO0_9 — General purpose digital input/output pin.   I/O   MOSI0 — Master Out Slave In for SPI0.   O   CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/ CO/CT16B0_MAT2    I   SWCLK — Serial wire clock.   I/O   PIO0_10 — General purpose digital input/output pin.   I/O   SCK0 — Serial clock for SPI0.							
I/O   PIO0_8 — General purpose digital input/output pin.	IO0_7/CTS	23[2]	I/O	driver).			
6B0_MAT0  I/O MISO0 — Master In Slave Out for SPI0.  O CT16B0_MAT0 — Match output 0 for 16-bit timer 0.  0_9/MOSI0/ 6B0_MAT1  I/O PIO0_9 — General purpose digital input/output pin.  I/O MOSI0 — Master Out Slave In for SPI0.  O CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/ CO/CT16B0_MAT2  I/O PIO0_10 — General purpose digital input/output pin.  I/O SCK0 — Serial clock for SPI0.			l	·			
O CT16B0_MAT0 — Match output 0 for 16-bit timer 0.  0_9/MOSI0/ 6B0_MAT1	00_8/MISO0/	27 <u>[2]</u>					
O_9/MOSIO/ 6B0_MAT1	I DIDU_IVIA I U						
I/O MOSI0 — Master Out Slave In for SPI0.  O CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  CLK/PIO0_10/ CO/CT16B0_MAT2 I SWCLK — Serial wire clock.  I/O PIO0_10 — General purpose digital input/output pin.  I/O SCK0 — Serial clock for SPI0.				<del>-</del>			
CLK/PIO0_10/ COMMSTO — Master Cut Glave in for 31 to.  O CT16B0_MAT1 — Match output 1 for 16-bit timer 0.  SWCLK — Serial wire clock.  I/O PIO0_10 — General purpose digital input/output pin.  I/O SCK0 — Serial clock for SPI0.	00_9/MOSI0/	28 <mark>[2]</mark>					
CLK/PIO0_10/ CO/CT16B0_MAT2  I/O  SWCLK — Serial wire clock.  I/O  PIO0_10 — General purpose digital input/output pin.  I/O  SCK0 — Serial clock for SPI0.	IODU_IVIATI						
\( \text{O/CT16BO_MAT2}  \text{I/O}  \text{PIOO_10} \to \text{General purpose digital input/output pin.} \\ \text{I/O}  \text{SCK0} \to \text{Serial clock for SPI0.} \end{align*}			0	CT16B0_MAT1 — Match output 1 for 16-bit timer 0.			
I/O SCK0 — Serial clock for SPI0.	VCLK/PIO0_10/	29 <mark>[2]</mark>	I				
	CKU/C116BU_MA12		I/O	PIO0_10 — General purpose digital input/output pin.			
O CT16B0_MAT2 — Match output 2 for 16-bit timer 0.			I/O	SCK0 — Serial clock for SPI0.			

Table 3. LPC11C14 pin description table (LQFP48 package) ...continued

Pin   Type   Description   D	IXP Semiconducto	ors		LPC11C12/C12			
PIO0_11/   32 <sup>th</sup>   1				ORAL ORAL OR			
PIO0_11/   32 <sup>th</sup>   1	able 3. LPC11C14 pin	descrip	tion table	(LQFP48 package)continued			
NOCT32B0_MAT3	Symbol	Pin	Type	Description			
ADD — A/D converter, input 0.	R/PIO0_11/	32[4]	l	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.			
O   CT32B0_MAT3 — Match output 3 for 32-bit timer 0.	AD0/C132B0_MA13		I/O	PIO0_11 — General purpose digital input/output pin.			
D1_0 to PIO1_11    VO			1	AD0 — A/D converter, input 0.			
Controls for each bit. The operation of port 1 pins depends on the function selected through the IOCONFIG register block.   PIO1_0    33(4)			0	CT32B0_MAT3 — Match output 3 for 32-bit timer 0.			
	PIO1_0 to PIO1_11		I/O	controls for each bit. The operation of port 1 pins depends on the function			
AD1 — A/D converter, input 1.	R/PIO1_0/	33[4]	I	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.			
CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.   PIO1_1/  24	AD1/CT32B1_CAP0		I/O	PIO1_0 — General purpose digital input/output pin.			
PIO1_1/ PIO2/CT32B1_MATO  PIO1_1 — General purpose digital input/output pin.  I AD2 — A/D converter, input 2.  O CT32B1_MAT0 — Match output 0 for 32-bit timer 1.  PIO1_2/ DI3/CT32B1_MAT1  PIO1_2/ DI3/CT32B1_MAT1  PIO1_2 — General purpose digital input/output pin.  I R — Reserved. Configure for an alternate function in the IOCONFIG blow of the properties of the propertie			I	AD1 — A/D converter, input 1.			
VO   PIO1_1 — General purpose digital input/output pin.			I	CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.			
AD2 — A/D converter, input 2   O CT32B1_MAT0 — Match output 0 for 32-bit timer 1.	/PIO1_1/	34[4]	0	<b>R</b> — Reserved. Configure for an alternate function in the IOCONFIG block.			
O   CT32B1_MAT0 — Match output 0 for 32-bit timer 1.	D2/CT32B1_MAT0		I/O	PIO1_1 — General purpose digital input/output pin.			
PIO1_2/   35/4    I   R — Reserved. Configure for an alternate function in the IOCONFIG bloop   I/O   PIO1_2 — General purpose digital input/output pin.   I   AD3 — A/D converter, input 3.   O   CT32B1_MAT1 — Match output 1 for 32-bit timer 1.   SWDIO — Serial wire debug input/output.   I/O   PIO1_3 — General purpose digital input/output pin.   I   AD4 — A/D converter, input 4.   O   CT32B1_MAT2 — Match output 2 for 32-bit timer 1.   O   CT32B1_MAT2 — Match output 2 for 32-bit timer 1.   I   AD5 — A/D converter, input 5.   O   CT32B1_MAT3 — Match output 3 for 32-bit timer 1.   I   WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to extend to the converter of the converter of the converter of timer 0.   O   RTS — Request To Send output for UART.   I   CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.   I   RXD — Receiver input for UART.   O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.   O   TXD — Transmitter output for UART.   O   CT32B0_MAT1 — Match output 1 for JART.   O   CT32B0_MAT1 — Match output 1 for JART.   O   CT32B0_MAT1 — Match output 1 for 32-bit timer 0.   O   CT32B0_MAT1 — Match output 1 for JART.   O   CT32B0_MAT1 — Mat			I	AD2 — A/D converter, input 2.			
I/O   PIO1_2 — General purpose digital input/output pin.     AD3 — A/D converter, input 3.     O   CT32B1_MAT1 — Match output 1 for 32-bit timer 1.     O   CT32B1_MAT2 — Match output 1 for 32-bit timer 1.     O   CT32B1_MAT2 — Match output 1 for 32-bit timer 1.     I/O   PIO1_3 — General purpose digital input/output pin.     I   AD4 — A/D converter, input 4.     O   CT32B1_MAT2 — Match output 2 for 32-bit timer 1.     O   CT32B1_MAT2 — Match output 2 for 32-bit timer 1.     O   CT32B1_MAT3 — Match output 3 for 32-bit timer 1.     I   AD5 — A/D converter, input 5.     O   CT32B1_MAT3 — Match output 3 for 32-bit timer 1.     I   WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to ex Deep power-down mode.     O   CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.     O   RTS — Request To Send output for UART.     O   CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for J2-bit timer 0.			0	CT32B1_MAT0 — Match output 0 for 32-bit timer 1.			
AD3 — A/D converter, input 3.  O CT32B1_MAT1 — Match output 1 for 32-bit timer 1.  VDIO/PIO1_3/AD4/ 39[4] I/O SWDIO — Serial wire debug input/output.  32B1_MAT2	/PIO1_2/	35[4]	l	R — Reserved. Configure for an alternate function in the IOCONFIG block.			
O CT32B1_MAT1 — Match output 1 for 32-bit timer 1.  VDIO/PIO1_3/AD4/ 33P1_MAT2  VDIO/PIO1_3/AD4/ 32P1_MAT2  VDIO/PIO1_3/AD4/ 32P1_MAT2  VDIO_AD4 — A/D converter, input 4.  O CT32B1_MAT2 — Match output 2 for 32-bit timer 1.  D1_4/AD5/ 32B1_MAT3/WAKEUP  VDIO_4 — General purpose digital input/output pin.  I MD1_4 — General purpose digital input/output pin.  I AD5 — A/D converter, input 5.  O CT32B1_MAT3 — Match output 3 for 32-bit timer 1.  I WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to extend the power of the power	AD3/CT32B1_MAT1		I/O	PIO1_2 — General purpose digital input/output pin.			
VDIO/PIO1_3/AD4/   39 4    1/O   SWDIO — Serial wire debug input/output.   1/O   PIO1_3 — General purpose digital input/output pin.			I	AD3 — A/D converter, input 3.			
I/O   PIO1_3 — General purpose digital input/output pin.     AD4 — A/D converter, input 4.     O   CT32B1_MAT2 — Match output 2 for 32-bit timer 1.     O   PIO1_4 — General purpose digital input/output pin.     O   PIO1_4 — General purpose digital input/output pin.     O   CT32B1_MAT3 — Match output 3 for 32-bit timer 1.     I   WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to ex Deep power-down mode.     O   RTS — Request To Send output for UART.     CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.     O   RTS — Receiver input for UART.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT0 — Match output 0 for 32-bit timer 0.     O   CT32B0_MAT1 — Match output 1 for 32-bit timer 0.			0	CT32B1_MAT1 — Match output 1 for 32-bit timer 1.			
AD4 — A/D converter, input 4.  O CT32B1_MAT2 — Match output 2 for 32-bit timer 1.  O CT32B1_MAT3 — Match output 2 for 32-bit timer 1.  I AD5 — A/D converter, input 5.  O CT32B1_MAT3 — Match output 3 for 32-bit timer 1.  I WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to extend to be power-down mode.  O RTS — Request To Send output for UART.  I CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.  O RTSD — Receiver input for UART.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.	WDIO/PIO1_3/AD4/	39[4]	I/O	SWDIO — Serial wire debug input/output.			
I AD4 — A/D converter, input 4.  O CT32B1_MAT2 — Match output 2 for 32-bit timer 1.  D1_4/AD5/ 32B1_MAT3/WAKEUP  I AD5 — A/D converter, input 5.  O CT32B1_MAT3 — Match output 3 for 32-bit timer 1.  I WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to ex Deep power-down mode.  D1_5/RTS/ D1_5/RTS/ D1_5/RTS — Request To Send output for UART. I CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.  D1_6/RXD/ D1_6/RXD/ D1_6/RXD/ D1_6/RXD/ D1_6/RXD/ D1_6/RXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_7/TXD/ D1_8/CT16B1_CAP0 D1_8/CT16B1_CAP0 D1_8 — General purpose digital input/output pin. D1_8/CT16B1_CAP0 D1_8/CT16B1_CAP	T32B1_MAT2		I/O	PIO1 3 — General purpose digital input/output pin.			
PIO1_4 — General purpose digital input/output pin.			1				
AD5			0	· · ·			
I AD5 — A/D converter, input 5. O CT32B1_MAT3 — Match output 3 for 32-bit timer 1. I WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to ex Deep power-down mode.  O1_5/RTS/ O PIO1_5 — General purpose digital input/output pin. O22B0_CAPO O RTS — Request To Send output for UART. I CT32B0_CAPO — Capture input 0 for 32-bit timer 0. O1_6/RXD/ O1_6/RXD/ O1_6 — General purpose digital input/output pin. O1_732B0_MAT0 I RXD — Receiver input for UART. O CT32B0_MAT0 — Match output 0 for 32-bit timer 0. O1_7/TXD/ O1	IO1 4/AD5/	40[4]	I/O	<u>-</u>			
O CT32B1_MAT3 — Match output 3 for 32-bit timer 1.    WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to extend Deep power-down mode.    D1_5/RTS/	T32B1_MAT3/WAKEUP		1				
WAKEUP — Deep power-down mode wake-up pin. This pin must be pull HIGH externally to enter Deep power-down mode and pulled LOW to extend to be power-down mode.    D1_5/RTS/			0	·			
O RTS — Request To Send output for UART.  I CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.  O1_6/RXD/ 46[2] I/O PIO1_6 — General purpose digital input/output pin.  I RXD — Receiver input for UART.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O1_7/TXD/ 47[2] I/O PIO1_7 — General purpose digital input/output pin.  O1_32B0_MAT1 — Transmitter output for UART.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O1_8/CT16B1_CAP0 9[2] I/O PIO1_8 — General purpose digital input/output pin.			I	<b>WAKEUP</b> — Deep power-down mode wake-up pin. This pin must be pulled HIGH externally to enter Deep power-down mode and pulled LOW to exit			
I CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.  C1_6/RXD/ C32B0_MAT0  I RXD — Receiver input for UART.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  C1_7/TXD/ C32B0_MAT0 — Match output 0 for 32-bit timer 0.  C1_7/TXD/ C32B0_MAT1  O TXD — Transmitter output for UART.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  C1_8/CT16B1_CAP0  O PIO1_8 — General purpose digital input/output pin.  C1_8/CT16B1_CAP0  O PIO1_8 — General purpose digital input/output pin.	PIO1_5/RTS/	45 <mark>[2]</mark>	I/O	PIO1_5 — General purpose digital input/output pin.			
D1_6/RXD/ G12B0_MAT0  I RXD — Receiver input for UART.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  D1_7/TXD/ G12B0_MAT1  O PIO1_6 — General purpose digital input/output pin.  TXD — Transmitter output for UART.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  D1_8/CT16B1_CAP0  9[2] I/O PIO1_8 — General purpose digital input/output pin.	132B0_CAP0		0	RTS — Request To Send output for UART.			
I RXD — Receiver input for UART.  O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O1_7/TXD/  O1_7/TXD/  O1_7/TXD/  O1_7/TXD — Transmitter output for UART.  O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O1_8/CT16B1_CAP0 9[2] I/O PIO1_8 — General purpose digital input/output pin.			I	CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.			
O CT32B0_MAT0 — Match output 0 for 32-bit timer 0.  O1_7/TXD/ O32B0_MAT1 — General purpose digital input/output pin. OTXD — Transmitter output for UART. O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  O1_8/CT16B1_CAP0 9 II /O PIO1_8 — General purpose digital input/output pin.	O1_6/RXD/	46[2]	I/O	PIO1_6 — General purpose digital input/output pin.			
D1_7/TXD/ T32B0_MAT1  O TXD — Transmitter output for UART. O CT32B0_MAT1 — Match output 1 for 32-bit timer 0. D1_8/CT16B1_CAP0  9[2] I/O PIO1_8 — General purpose digital input/output pin.	T32B0_MAT0		I	RXD — Receiver input for UART.			
O TXD — Transmitter output for UART. O CT32B0_MAT1 — Match output 1 for 32-bit timer 0. O1_8/CT16B1_CAP0 9 I/O PIO1_8 — General purpose digital input/output pin.			0	CT32B0_MAT0 — Match output 0 for 32-bit timer 0.			
O CT32B0_MAT1 — Match output 1 for 32-bit timer 0.  D1_8/CT16B1_CAP0 9[2] I/O PIO1_8 — General purpose digital input/output pin.	O1_7/TXD/	47 <u>[2]</u>	I/O	PIO1_7 — General purpose digital input/output pin.			
D1_8/CT16B1_CAP0 9[2] I/O PIO1_8 — General purpose digital input/output pin.	T32B0_MAT1		0	TXD — Transmitter output for UART.			
			0	CT32B0_MAT1 — Match output 1 for 32-bit timer 0.			
	O1_8/CT16B1_CAP0	9[2]	I/O	PIO1_8 — General purpose digital input/output pin.			
I CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.			I	CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.			
<del>-</del> · · · · · · · · · · · · · · · · · · ·	O1_9/CT16B1_MAT0	17 <mark>[2]</mark>	I/O	<u>-</u>			

LPC11C14 pin description table (LQFP48 package) ...continued Table 3.

NXP Semiconduc	tors		LPC11C12/C12
			LPC11C12/C12  e (LQFP48 package)continued
Table 3. LPC11C14 p	in descrip	otion table	e (LQFP48 package)continued
Symbol	Pin	Туре	Description
PIO1_10/AD6/	30[4]	I/O	PIO1_10 — General purpose digital input/output pin.
CT16B1_MAT1		I	AD6 — A/D converter, input 6.
		0	CT16B1_MAT1 — Match output 1 for 16-bit timer 1.
PIO1_11/AD7	42 <mark>[4]</mark>	I/O	PIO1_11 — General purpose digital input/output pin.
		I	AD7 — A/D converter, input 7.
PIO2_0 to PIO2_11		I/O	<b>Port 2</b> — Port 2 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 2 pins depends on the function selected through the IOCONFIG register block.
PIO2_0/DTR/SSEL1	2[2]	I/O	PIO2_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
		0	SSEL1 — Slave Select for SPI1.
PIO2_1/DSR/SCK1	13[2]	I/O	PIO2_1 — General purpose digital input/output pin.
		I	DSR — Data Set Ready input for UART.
		I/O	SCK1 — Serial clock for SPI1.
PIO2_2/DCD/MISO1	26[2]	I/O	PIO2_2 — General purpose digital input/output pin.
		I	DCD — Data Carrier Detect input for UART.
		I/O	MISO1 — Master In Slave Out for SPI1.
PIO2_3/RI/MOSI1	38[2]	I/O	PIO2_3 — General purpose digital input/output pin.
_		1	RI — Ring Indicator input for UART.
		I/O	MOSI1 — Master Out Slave In for SPI1.
CAN RXD	19[5]	I	CAN_RXD — C_CAN receive data input.
 CAN_TXD	20[5]	0	CAN TXD — C CAN transmit data output.
 PIO2_6	1[2]	I/O	PIO2_6 — General purpose digital input/output pin.
 PIO2_7	11[2]	I/O	PIO2_7 — General purpose digital input/output pin.
PIO2_8	12[2]	I/O	PIO2_8 — General purpose digital input/output pin.
PIO2_9	24[2]	I/O	PIO2_9 — General purpose digital input/output pin.
PIO2_10	25[2]	I/O	PIO2_10 — General purpose digital input/output pin.
PIO2_11/SCK0	312	I/O	PIO2_11 — General purpose digital input/output pin.
	J. <u>—</u>	I/O	SCK0 — Serial clock for SPI0.
PIO3_0 to PIO3_5		I/O	Port 3 — Port 3 is a 12-bit I/O port with individual direction and function controls for each bit. The operation of port 3 pins depends on the function selected through the IOCONFIG register block. Pins PIO3_6 to PIO3_11 are not available.
PIO3_0/DTR	36[2]	I/O	PIO3_0 — General purpose digital input/output pin.
		0	DTR — Data Terminal Ready output for UART.
PIO3 1/DSR	37[2]	1/0	PIO3_1 — General purpose digital input/output pin.
100_1/2011	U 1	<u>''</u> J	DSR — Data Set Ready input for UART.
PIO3_2/DCD	43[2]	I/O	PIO3_2 — General purpose digital input/output pin.
. 100_ <i>L</i> /D0D	TUL-1	<u>''</u> J	DCD — Data Carrier Detect input for UART.
PIO3 3/RI	48[2]	I/O	PIO3_3 — General purpose digital input/output pin.
1 100_0/111	40=	1/0	RI — Ring Indicator input for UART.
DIO2 4	4 0[3]	1/0	· · · · · · · · · · · · · · · · · · ·
PIO3_4	18[2]	I/O	PIO3_4 — General purpose digital input/output pin.



Table 3. LPC11C14 pin description table (LQFP48 package) ...continued

NXP Semicond	uctors		LPC11C12/C14
Table 3. LPC11C1	14 pin descrip Pin	tion table	e (LQFP48 package)continued  Description
PIO3_5	21 <u>2</u>	1/0	PIO3_5 — General purpose digital input/output pin.
$V_DD$	8;44	I	Supply voltage to the internal regulator, the external rail, and the ADC. Also used as the ADC reference voltage.
XTALIN	6 <u>[6]</u>	I	Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.8 V.
XTALOUT	7 <u>[6]</u>	0	Output from the oscillator amplifier.
$V_{SS}$	5; 41	ı	Ground.

- See Figure 25 for reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to [1] reset the chip and wake up from Deep power-down mode.
- 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 24). [2]
- I<sup>2</sup>C-bus pads compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode and I<sup>2</sup>C Fast-mode Plus.
- 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input. When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 24).
- 5 V tolerant digital I/O pad without pull-up/pull-down resistors. [5]
- When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.



# 7. Functional description

# 7.1 ARM Cortex-M0 processor

The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption.

# 7.2 On-chip flash program memory

The LPC11C12/C14 contain 32 kB (LPC11C14) or 16 kB (LPC11C12) of on-chip flash memory.


# 7.3 On-chip SRAM

The LPC11C12/C14 contain a total of 8 kB on-chip static RAM memory.

# 7.4 Memory map

The LPC11C12/C14 incorporates several distinct memory regions, shown in the following figures. Figure 3 shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The AHB peripheral area is 2 megabyte in size, and is divided to allow for up to 128 peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32 peripherals. Each peripheral of either type is allocated 16 kilobytes of space. This allows simplifying the address decoding for each peripheral.



# 7.5 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M0. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

#### 7.5.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC11C12/C14, the NVIC supports 32 vectored interrupts including 13 inputs to the start logic from individual GPIO pins.

- Four programmable interrupt priority levels, with hardware priority level masking.
- · Relocatable vector table.
- Software interrupt generation.

#### 7.5.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any GPIO pin (total of 40 pins) regardless of the selected function, can be programmed to generate an interrupt on a level, or rising edge or falling edge, or both.

#### 7.6 IOCONFIG block

The IOCONFIG block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on-chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

# 7.7 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC11C12/C14 use accelerated GPIO functions:

- GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing can be achieved.
- Entire port value can be written in one instruction.

Additionally, any GPIO pin (total of 40 pins) providing a digital function can be programmed to generate an interrupt on a level, a rising or falling edge, or both.

### 7.7.1 Features

- Bit level port registers allow a single instruction to set or clear any number of bits in one write operation.
- · Direction control of individual bits.
- All GPIO pins default to inputs with pull-ups enabled after reset except for the I<sup>2</sup>C-bus true open-drain pins PIO0\_4 and PIO0\_5.
- Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG block for each GPIO pin (except PIO0 4 and PIO0 5).

#### **7.8 UART**

The LPC11C12/C14 contain one UART.

Support for RS-485/9-bit mode allows both software address detection and automatic address detection using 9-bit mode.

The UART includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

#### 7.8.1 Features

- Maximum UART data bit rate of 3.125 MBit/s.
- 16 Byte Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit mode.
- · Support for modem control.

#### 7.9 SPI serial I/O controller

The LPC11C12/C14 contain two SPI controllers. Both SPI controllers support SSP features.

The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SPI supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

#### 7.9.1 Features

- Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- · Master or slave operation
- · 8-frame FIFOs for both transmit and receive
- · 4-bit to 16-bit frame

#### 7.10 I<sup>2</sup>C-bus serial I/O controller

The LPC11C12/C14 contain one I<sup>2</sup>C-bus controller.

The I<sup>2</sup>C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or

receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus and can be controlled by more than one bus master connected to it.

#### **7.10.1 Features**

- The I<sup>2</sup>C-interface is a standard I<sup>2</sup>C-bus compliant interface with open-drain pins. The I<sup>2</sup>C-bus interface also supports Fast-mode Plus with bit rates up to 1 Mbit/s.
- Easy to configure as master, slave, or master/slave.
- · Programmable clocks allow versatile rate control.
- · Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.
- The I<sup>2</sup>C-bus controller supports multiple address recognition and a bus monitor mode.


# 7.11 C CAN controller

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C\_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C\_CAN controller allows to build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a very high level of security.

On-chip C\_CAN drivers provide an API for initialization and communication using CAN and CANopen standards.

#### **7.11.1 Features**

- · Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.
- The C\_CAN API includes the following functions:
  - C\_CAN set-up and initialization
  - C CAN send and receive messages



- C CAN status
- CANopen object dictionary
- CANopen SDO expedited communication
- CANopen SDO segmented communication primitives
- CANopen SDO fall-back handler
- Flash ISP programming via C\_CAN supported.

#### 7.12 10-bit ADC

The LPC11C12/C14 contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

### 7.12.1 Features


- 10-bit successive approximation ADC.
- · Input multiplexing among 8 pins.
- · Power-down mode.
- Measurement range 0 V to V<sub>DD</sub>.
- 10-bit conversion time  $\geq$  2.44  $\mu$ s.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition of input pin or timer match signal.
- Individual result registers for each ADC channel to reduce interrupt overhead.

# 7.13 General purpose external event counter/timers

The LPC11C12/C14 includes two 32-bit counter/timers and two 16-bit counter/timers. The counter/timer is designed to count cycles of the system derived clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. Each counter/timer also includes one capture input to trap the timer value when an input signal transitions, optionally generating an interrupt.

#### **7.13.1 Features**

- A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
- · Counter or timer operation.
- One capture channel per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- · Four match registers per timer that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.



- Do nothing on match.

# 7.14 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

# 7.15 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a selectable time period.

#### **7.15.1 Features**

- Internally resets chip if not periodically reloaded.
- · Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- · Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal prescaler.
- Selectable time period from  $(T_{cy(WDCLK)} \times 256 \times 4)$  to  $(T_{cy(WDCLK)} \times 2^{32} \times 4)$  in multiples of  $T_{cy(WDCLK)} \times 4$ .
- The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator (IRC), the Watchdog oscillator, or the main clock. This gives a wide range of potential timing choices of Watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring for increased reliability.


# 7.16 Clocking and power control

### 7.16.1 Crystal oscillators

The LPC11C12/C14 include three independent oscillators. These are the system oscillator, the Internal RC oscillator (IRC), and the Watchdog oscillator. Each oscillator can be used for more than one purpose as required in a particular application.

Following reset, the LPC11C12/C14 will operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

See Figure 4 for an overview of the LPC11C12/C14 clock generation.



#### 7.16.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is trimmed to 1 % accuracy over the entire voltage and temperature range.

Upon power-up or any chip reset, the LPC11C12/C14 use the IRC as the clock source. Software may later switch to one of the other available clock sources.

### 7.16.1.2 System oscillator

The system oscillator can be used as the clock source for the CPU, with or without using the PLL.

The system oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

#### 7.16.1.3 Watchdog oscillator

The watchdog oscillator can be used as a clock source that directly drives the CPU, the watchdog timer, or the CLKOUT pin. The watchdog oscillator nominal frequency is programmable between 7.8 kHz and 1.7 MHz. The frequency spread over processing and temperature is  $\pm 40$  % (see Table 11).

# 7.16.2 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

#### 7.16.3 Clock output

The LPC11C12/C14 features a clock output function that routes the IRC oscillator, the system oscillator, the watchdog oscillator, or the main clock to an output pin.

### 7.16.4 Wake-up process

The LPC11C12/C14 begin operation at power-up and when awakened from Deep power-down mode by using the 12 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the system oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

#### 7.16.5 Power control

The LPC11C12/C14 support a variety of power control features. There are three special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, a register is provided for shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Selected peripherals have their own clock divider which provides even better power control.

#### 7.16.5.1 Sleep mode

When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep mode does not need any special sequence but re-enabling the clock to the ARM core.

In Sleep mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Sleep mode and may generate interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.16.5.2 Deep-sleep mode

In Deep-sleep mode, the chip is in Sleep mode, and in addition analog blocks can be shut down for increased power savings. The user can configure the Deep-sleep mode to a large extent, selecting any of the oscillators, the PLL, BOD, the ADC, and the flash to be shut down or remain powered during Deep-sleep mode. The user can also select which of the oscillators and analog blocks will be powered up after the chip exits from Deep-sleep mode.

The GPIO pins (13 pins total) serve as external wake-up pins to a dedicated start logic to wake up the chip from Deep-sleep mode.

The timing of the wake-up process from Deep-sleep mode depends on which blocks are selected to be powered down during deep-sleep.

For lowest power consumption, the clock source should be switched to IRC before entering Deep-sleep mode, all oscillators and the PLL should be turned off during deep-sleep, and the IRC should be selected as clock source when the chip wakes up from deep-sleep. The IRC can be switched on and off glitch-free and provides a clean clock signal after start-up.

If power consumption is not a concern, any of the oscillators and/or the PLL can be left running in Deep-sleep mode to obtain short wake-up times when waking up from deep-sleep.

#### 7.16.5.3 Deep power-down mode

In Deep power-down mode, power is shut off to the entire chip with the exception of the WAKEUP pin. The LPC11C12/C14 can wake up from Deep power-down mode via the WAKEUP pin.

# 7.17 System control

#### 7.17.1 Reset

Reset has four sources on the LPC11C12/C14: the RESET pin, the Watchdog reset, power-on reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt trigger input pin. Assertion of chip reset by any source, once the operating voltage attains a usable level, starts the IRC and initializes the flash controller.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the boot block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

### 7.17.2 Brownout detection

The LPC11C12/C14 includes four levels for monitoring the voltage on the  $V_{DD}$  pin. If this voltage falls below one of the four selected levels, the BOD asserts an interrupt signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register. Four additional threshold levels can be selected to cause a forced reset of the chip.

### 7.17.3 Code security (Code Read Protection - CRP)

This feature of the LPC11C12/C14 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) and In-System Programming (ISP) can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

In addition, ISP entry via the PIO0\_1 pin can be disabled without enabling CRP. For details see the *LPC11Cx user manual*.

There are three levels of Code Read Protection:

- CRP1 disables access to the chip via the SWD and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.
- 2. CRP2 disables access to the chip via the SWD and only allows full flash erase and update using a reduced set of the ISP commands.
- 3. Running an application with level CRP3 selected fully disables any access to the chip via the SWD pins and the ISP. This mode effectively disables ISP override using PIO0\_1 pin, too. It is up to the user's application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via the UART.

#### **CAUTION**



If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

In addition to the three CRP levels, sampling of pin PIO0\_1 for valid user code can be disabled. For details see the *LPC11Cx user manual*.

#### 7.17.4 Boot loader

The boot loader controls initial operation after reset and also provides the means to program the flash memory. This could be initial programming of a blank device, erasure and re-programming of a previously programmed device, or programming of the flash memory by the application program in a running system.

The boot loader code is executed every time the part is reset or powered up. The loader can either execute the user application code or the ISP command handler via UART or C\_CAN. A LOW level during reset applied to the PIO0\_1 pin is considered as an external hardware request to start the ISP command handler. The state of PIO0\_3 at reset determines whether the UART (PIO0\_3 HIGH) or the C\_CAN (PIO0\_3 LOW) interface will be used.

The C\_CAN ISP command handler uses the CANopen protocol and data organization method. C\_CAN ISP commands have the same functionality as UART ISP commands.

#### 7.17.5 APB interface

The APB peripherals are located on one APB bus.



#### 7.17.6 **AHBLite**

The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main static RAM, and the Boot ROM.

# 7.17.7 External interrupt inputs

All GPIO pins can be level or edge sensitive interrupt inputs.

# 7.17.8 Memory mapping control

The Cortex-M0 incorporates a mechanism that allows remapping the interrupt vector table to alternate locations in the memory map. This is controlled via the Vector Table Offset Register contained in the NVIC.

The vector table may be located anywhere within the bottom 1 GB of Cortex-M0 address space. The vector table must be located on a 128 word (512 byte) boundary.

# 7.18 Emulation and debugging

Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four breakpoints and two watchpoints is supported.



# **Limiting values**

Table 4. Limiting values

NXP Ser	miconductors	Min Max Unit  1.8 3.6 V				
8. Lim	niting values			DRAKT!	DRANDRAND PRAND	
Table 4. In accordar	Limiting values ace with the Absolute Maximum Rating Syste	m (IFC 60134).[1]			PAR Y	
Symbol	Parameter	Conditions	Min	Max	Unit	
$V_{DD}$	supply voltage (core and external rail)		1.8	3.6	V	
V <sub>I</sub>	input voltage	5 V tolerant I/O pins; only valid when the V <sub>DD</sub> supply voltage is present	[2] -0.5	+5.5	V	
I <sub>DD</sub>	supply current	per supply pin	<u>[3]</u> _	100	mA	
I <sub>SS</sub>	ground current	per ground pin	<u>[3]</u> _	100	mA	
I <sub>latch</sub>	I/O latch-up current	$-(0.5V_{DD}) < V_{I} < (1.5V_{DD});$ $T_{j} < 125 ^{\circ}\text{C}$	-	100	mA	
T <sub>stg</sub>	storage temperature	·	<u>[4]</u> –65	+150	°C	
$T_{j(max)}$	maximum junction temperature		-	150	°C	
P <sub>tot(pack)</sub>	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W	
$V_{ESD}$	electrostatic discharge voltage	human body model; all pins	[ <u>5</u> ] –5000	+5000	V	

<sup>[1]</sup> The following applies to the limiting values:

- a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated
- b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- Including voltage on outputs in 3-state mode.
- The peak current is limited to 25 times the corresponding maximum current.
- Dependent on package type.
- Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor.



# Static characteristics

**Static characteristics** 

NXP Sem	iconductors		Typ[1] Max Unit 3.3 3.6 V					
9. Static characteristics								
	Static characteristics C to +85 °C, unless otherwise	specified.					OPAN	
Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit	
$V_{DD}$	supply voltage (core and external rail)			1.8	3.3	3.6	V	
I <sub>DD</sub>	supply current	Active mode; code while(1){}						
		executed from flash						
		system clock = 12 MHz $V_{DD} = 3.3 \text{ V}$	[2][3][4] [5][6][7]	-	3	-	mA	
		system clock = 50 MHz V <sub>DD</sub> = 3.3 V	[2][3][6] [5][7][8]	-	9	-	mA	
		Sleep mode;	[2][3][4] [5][6][7]	-	2	-	mA	
		system clock = 12 MHz V <sub>DD</sub> = 3.3 V	<u>[el[el[+]</u>					
		Deep-sleep mode; V <sub>DD</sub> = 3.3 V	[2][3][5] [9]	-	6	-	μΑ	
		Deep power-down mode; $V_{DD} = 3.3 \text{ V}$	[2][10]	-	220	-	nA	
Standard po	ort pins, RESET							
l <sub>IL</sub>	LOW-level input current	$V_I = 0 V$ ; on-chip pull-up resistor disabled		-	0.5	10	nA	
I <sub>IH</sub>	HIGH-level input current	$V_{I} = V_{DD}$ ; on-chip pull-down resistor disabled		-	0.5	10	nA	
l <sub>OZ</sub>	OFF-state output current	V <sub>O</sub> = 0 V; V <sub>O</sub> = V <sub>DD</sub> ; on-chip pull-up/down resistors disabled		-	0.5	10	nA	
V <sub>I</sub>	input voltage	pin configured to provide a digital function	[11][12] [13]		-	5.0	V	
Vo	output voltage	output active		0	-	$V_{DD}$	٧	
V <sub>IH</sub>	HIGH-level input voltage			0.7V <sub>DD</sub>	-	-	V	
V <sub>IL</sub>	LOW-level input voltage			-	-	$0.3V_{DD}$	V	
V <sub>hys</sub>	hysteresis voltage			-	0.4	-	V	
V <sub>OH</sub>	HIGH-level output voltage	$ 2.0 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}; $ $ \text{I}_{OH} = -4 \text{ mA} $	[14]	$V_{DD}-0.4$	-	-	V	
		$1.8~V \leq V_{DD} < 2.0~V;$ $I_{OH} = -3~mA$	[14]	$V_{DD}-0.4$	-	-	V	
$V_{OL}$	LOW-level output voltage	$\begin{array}{l} 2.0 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}; \\ \text{I}_{OL} = 4 \text{ mA} \end{array}$	[14]		-	0.4	V	
		$1.8~V \leq V_{DD} < 2.0~V;$ $I_{OL} = 3~mA$	[14]	-	-	0.4	V	



Table 5. Static characteristics ...continued

- - - - - - 50	Max45	Unit mA mA mA
- - - - - - 50		mA mA mA
- - - - - - 50		mA mA mA
- 50	-	mA
- 50		
- 50		mA
	<b>–45</b>	
		mA
	50	mA
	150	μΑ
<b>–50</b>	-85	μΑ
-50	-85	μА
0	0	μА
0.5	10	nA
0.5	10	nA
0.5	10	nA
-	5.0	V
-	$V_{DD}$	V
-	-	V
-	$0.3V_{DD}$	V
-	-	V
-	-	V
-	-	V
-	0.4	V
-	0.4	V
	-	mA
-	-	mA
-		
	-	



Table 5. Static characteristics ... continued

NXP Sem	iconductors				LPC1	1C12/	C14
	Static characteristicscontin C to +85 °C, unless otherwise				*4 <u>\</u>	1C12/	ANDRA CORAL
Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
OHS	HIGH-level short-circuit output current	$V_{OH} = 0 V$	[15]		-	<b>-45</b>	mA
OLS	LOW-level short-circuit output current	$V_{OL} = V_{DD}$	[15]	-	-	50	mA
pd	pull-down current	V <sub>I</sub> = 5 V		10	50	150	μΑ
pu	pull-up current	$\begin{aligned} V_I &= 0 \ V \\ 2.0 \ V &\leq V_{DD} \ \leq 3.6 \ V \end{aligned}$		-15	<b>–50</b>	-85	μА
		$1.8 \text{ V} \le V_{DD} < 2.0 \text{ V}$		-10	-50	-85	μΑ
		$V_{DD} < V_I < 5 V$		0	0	0	μΑ
<sup>2</sup> C-bus pins	s (PIO0_4 and PIO0_5)						
IH	HIGH-level input voltage			0.7V <sub>DD</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	$0.3V_{DD}$	V
/ <sub>hys</sub>	hysteresis voltage			-	$0.5V_{DD}$	-	V
I <sub>OL</sub> LOW-level output current	•	$V_{OL} = 0.4 \text{ V}$ ; I <sup>2</sup> C-bus pins configured as standard mode pins $2.0 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	[14]	4	-	-	mA
		$1.8 \text{ V} \le \text{V}_{DD} < 2.0 \text{ V}$	[14]	3	-	-	
loL	LOW-level output current	V <sub>OL</sub> = 0.4 V; I <sup>2</sup> C-bus pins configured as Fast-mode Plus pins	[14]	20	-	-	mA
		$2.0~V \leq V_{DD}~\leq 3.6~V$					
		$1.8~V \leq V_{DD} < 2.0~V$	[14]	16	-	-	
LI	input leakage current	$V_I = V_{DD}$	[16]	-	2	4	μΑ
		V <sub>I</sub> = 5 V		-	10	22	μΑ
Oscillator pi	ins						
V <sub>i(xtal)</sub>	crystal input voltage			-0.5	1.8	1.95	٧
V <sub>o(xtal)</sub>	crystal output voltage			-0.5	1.8	1.95	V

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
- [2]  $T_{amb} = 25 \, ^{\circ}C$ .
- [3] IDD measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.
- [4] IRC enabled; system oscillator disabled; system PLL disabled.
- [5] Pin CAN\_RXD pulled LOW externally.
- [6] BOD disabled.
- [7] All peripherals disabled in the AHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration block.
- [8] IRC disabled; system oscillator enabled; system PLL enabled.
- [9] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0xFFFF FDFF.
- [10] WAKEUP pin pulled HIGH externally.
- [11] Including voltage on outputs in 3-state mode.
- [12] V<sub>DD</sub> supply voltage must be present.
- [13] 3-state outputs go into 3-state mode in Deep power-down mode.
- [14] Accounts for 100 mV voltage drop in all supply lines.



Table 6. **ADC** static characteristics

able 6. ADC static characteristics $T_{amb} = -40$ °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz, $V_{DD} = 2.5$ V to 3.6 V.Symbol Parameter Conditions Min Typ Max Unit $V_{IA}$ analog input voltage 0 - V <sub>DD</sub> V $C_{ia}$ analog input capacitance 1 pF $E_{D}$ differential linearity error [1][2] ± 1LSB $E_{L(adj)}$ integral non-linearity [3] ± 1.5LSB $E_{C}$ offset error [4] ± 3.5LSB $E_{C}$ gain error [5] 0.6% $E_{T}$ absolute error [6] ± 4LSB $E_{T}$ avoltage source interface resistance ± 40kΩ	IXP Semiconductors  LPC11C12/C14  IS] Allowed as long as the current limit does not exceed the maximum current allowed by the device.							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			specified; ADC frequen	ncy 4.5 MHz, V <sub>DD</sub> =	- 2.5 V to 3.6 \	/.	ALT DRAKTOR	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Symbol	Parameter	Conditions	Min	Тур	Max		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	/ <sub>IA</sub>	analog input voltage		0	-	$V_{DD}$	V	
	P <sub>ia</sub>	analog input capacitance		-	-	1	pF	
	- D	differential linearity error		<u>[1][2]</u> -	-	± 1	LSB	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	= -L(adj)	integral non-linearity		<u>[3]</u> _	-	± 1.5	LSB	
The particular of the particu	- O	offset error		<u>[4]</u> _	-	$\pm 3.5$	LSB	
$R_{vsi}$ voltage source interface 40 k $\Omega$ resistance	-G	gain error		<u>[5]</u> _	-	0.6	%	
resistance	ĒΤ	absolute error		<u>[6]</u> _	-	± 4	LSB	
$R_{i}$ input resistance [7]8] 2.5 $M\Omega$	R <sub>vsi</sub>	_		-	-	40	kΩ	
	$R_{i}$	input resistance		[7][8]	-	2.5	MΩ	

- [1] The ADC is monotonic, there are no missing codes.
- [2] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 5.
- The integral non-linearity  $(E_{L(adj)})$  is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 5.
- The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 5.
- The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 5.
- The absolute error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 5.
- [7]  $T_{amb} = 25$  °C; maximum sampling frequency  $f_s = 4.5$  MHz and analog input capacitance  $C_{ia} = 1$  pF.
- Input resistance  $R_i$  depends on the sampling frequency fs:  $R_i = 1 / (f_s \times C_{ia})$ .