



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





STM32F101xx, STM32F102xx, STM32F103xx, STM32F105xx and STM32F107xx advanced ARM-based 32-bit MCUs

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32F101xx, STM32F102xx, STM32F103xx and STM32F105xx/STM32F107xx microcontroller memory and peripherals. The STM32F101xx, STM32F102xx, STM32F103xx and STM32F105xx/STM32F107xx will be referred to as STM32F10xxx throughout the document, unless otherwise specified.

The STM32F10xxx is a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics please refer to the low-, medium- and high-density *STM32F101xx and STM32F103xx* datasheets, to the low- and medium-density STM32F102xx datasheets and to the STM32F105xx/STM32F107xx connectivity line datasheet.

For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F10xxx Flash programming manual*.

For information on the ARM Cortex™-M3 core, please refer to the *Cortex™-M3 Technical Reference Manual*.

Related documents

Available from www.arm.com:

■ *Cortex™-M3 Technical Reference Manual*, available from:
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0337e/DDI0337E_cortex_m3_r1p1_trm.pdf

Available from www.st.com:

- *STM32F101xx STM32F103xx datasheets*
- *STM32F10xxx Flash programming manual*

Contents

| | | |
|----------|--|-----------|
| 1 | Documentation conventions | 37 |
| 1.1 | List of abbreviations for registers | 37 |
| 1.2 | Glossary | 37 |
| 1.3 | Peripheral availability | 37 |
| 2 | Memory and bus architecture | 38 |
| 2.1 | System architecture | 38 |
| 2.2 | Memory organization | 40 |
| 2.3 | Memory map | 41 |
| 2.3.1 | Embedded SRAM | 42 |
| 2.3.2 | Bit banding | 43 |
| 2.3.3 | Embedded Flash memory | 44 |
| 2.4 | Boot configuration | 48 |
| 3 | CRC calculation unit | 50 |
| 3.1 | CRC introduction | 50 |
| 3.2 | CRC main features | 50 |
| 3.3 | CRC functional description | 51 |
| 3.4 | CRC registers | 51 |
| 3.4.1 | Data register (CRC_DR) | 51 |
| 3.4.2 | Independent data register (CRC_IDR) | 52 |
| 3.4.3 | Control register (CRC_CR) | 52 |
| 3.4.4 | CRC register map | 52 |
| 4 | Power control (PWR) | 53 |
| 4.1 | Power supplies | 53 |
| 4.1.1 | Independent A/D converter supply and reference voltage | 54 |
| 4.1.2 | Battery backup domain | 54 |
| 4.1.3 | Voltage regulator | 55 |
| 4.2 | Power supply supervisor | 55 |
| 4.2.1 | Power on reset (POR)/power down reset (PDR) | 55 |
| 4.2.2 | Programmable voltage detector (PVD) | 56 |
| 4.3 | Low-power modes | 57 |

| | | |
|----------|---|-----------|
| 4.3.1 | Slowing down system clocks | 57 |
| 4.3.2 | Peripheral clock gating | 58 |
| 4.3.3 | Sleep mode | 58 |
| 4.3.4 | Stop mode | 59 |
| 4.3.5 | Standby mode | 60 |
| 4.3.6 | Auto-wakeup (AWU) from low-power mode | 62 |
| 4.4 | Power control registers | 62 |
| 4.4.1 | Power control register (PWR_CR) | 62 |
| 4.4.2 | Power control/status register (PWR_CSR) | 64 |
| 4.4.3 | PWR register map | 65 |
| 5 | Backup registers (BKP) | 66 |
| 5.1 | BKP introduction | 66 |
| 5.2 | BKP main features | 66 |
| 5.3 | BKP functional description | 67 |
| 5.3.1 | Tamper detection | 67 |
| 5.3.2 | RTC calibration | 67 |
| 5.4 | BKP registers | 68 |
| 5.4.1 | Backup data register x (BKP_DRx) (x = 1 ..42) | 68 |
| 5.4.2 | RTC clock calibration register (BKP_RTCCR) | 68 |
| 5.4.3 | Backup control register (BKP_CR) | 69 |
| 5.4.4 | Backup control/status register (BKP_CSR) | 69 |
| 5.4.5 | BKP register map | 70 |
| 6 | Low-, medium- and high-density reset and clock control (RCC) | 74 |
| 6.1 | Reset | 74 |
| 6.1.1 | System reset | 74 |
| 6.1.2 | Power reset | 75 |
| 6.1.3 | Backup domain reset | 75 |
| 6.2 | Clocks | 76 |
| 6.2.1 | HSE clock | 78 |
| 6.2.2 | HSI clock | 79 |
| 6.2.3 | PLL | 79 |
| 6.2.4 | LSE clock | 80 |
| 6.2.5 | LSI clock | 80 |
| 6.2.6 | System clock (SYSCLK) selection | 81 |

| | | |
|----------|---|------------|
| 6.2.7 | Clock security system (CSS) | 81 |
| 6.2.8 | RTC clock | 81 |
| 6.2.9 | Watchdog clock | 82 |
| 6.2.10 | Clock-out capability | 82 |
| 6.3 | RCC registers | 82 |
| 6.3.1 | Clock control register (RCC_CR) | 83 |
| 6.3.2 | Clock configuration register (RCC_CFGR) | 84 |
| 6.3.3 | Clock interrupt register (RCC_CIR) | 87 |
| 6.3.4 | APB2 peripheral reset register (RCC_APB2RSTR) | 89 |
| 6.3.5 | APB1 peripheral reset register (RCC_APB1RSTR) | 91 |
| 6.3.6 | AHB peripheral clock enable register (RCC_AHBENR) | 93 |
| 6.3.7 | APB2 peripheral clock enable register (RCC_APB2ENR) | 95 |
| 6.3.8 | APB1 peripheral clock enable register (RCC_APB1ENR) | 97 |
| 6.3.9 | Backup domain control register (RCC_BDCR) | 99 |
| 6.3.10 | Control/status register (RCC_CSR) | 101 |
| 6.3.11 | RCC register map | 102 |
| 7 | Connectivity line devices: reset and clock control (RCC) | 104 |
| 7.1 | Reset | 104 |
| 7.1.1 | System reset | 104 |
| 7.1.2 | Power reset | 105 |
| 7.1.3 | Backup domain reset | 105 |
| 7.2 | Clocks | 106 |
| 7.2.1 | HSE clock | 108 |
| 7.2.2 | HSI clock | 109 |
| 7.2.3 | PLLs | 110 |
| 7.2.4 | LSE clock | 110 |
| 7.2.5 | LSI clock | 111 |
| 7.2.6 | System clock (SYSCLK) selection | 111 |
| 7.2.7 | Clock security system (CSS) | 112 |
| 7.2.8 | RTC clock | 112 |
| 7.2.9 | Watchdog clock | 112 |
| 7.2.10 | Clock-out capability | 113 |
| 7.3 | RCC registers | 113 |
| 7.3.1 | Clock control register (RCC_CR) | 113 |
| 7.3.2 | Clock configuration register (RCC_CFGR) | 115 |
| 7.3.3 | Clock interrupt register (RCC_CIR) | 118 |

| | | |
|----------|--|------------|
| 7.3.4 | APB2 peripheral reset register (RCC_APB2RSTR) | 121 |
| 7.3.5 | APB1 peripheral reset register (RCC_APB1RSTR) | 122 |
| 7.3.6 | AHB Peripheral Clock enable register (RCC_AHBENR) | 125 |
| 7.3.7 | APB2 peripheral clock enable register (RCC_APB2ENR) | 126 |
| 7.3.8 | APB1 peripheral clock enable register (RCC_APB1ENR) | 128 |
| 7.3.9 | Backup domain control register (RCC_BDCR) | 130 |
| 7.3.10 | Control/status register (RCC_CSR) | 132 |
| 7.3.11 | AHB peripheral clock reset register (RCC_AHBRSTR) | 133 |
| 7.3.12 | Clock configuration register2 (RCC_CFGR2) | 134 |
| 7.3.13 | RCC register map | 136 |
| 8 | General-purpose and alternate-function I/Os (GPIOs and AFIOs) . . | 138 |
| 8.1 | GPIO functional description | 138 |
| 8.1.1 | General-purpose I/O (GPIO) | 140 |
| 8.1.2 | Atomic bit set or reset | 140 |
| 8.1.3 | External interrupt/wakeup lines | 141 |
| 8.1.4 | Alternate functions (AF) | 141 |
| 8.1.5 | Software remapping of I/O alternate functions | 141 |
| 8.1.6 | GPIO locking mechanism | 141 |
| 8.1.7 | Input configuration | 142 |
| 8.1.8 | Output configuration | 142 |
| 8.1.9 | Alternate function configuration | 143 |
| 8.1.10 | Analog input configuration | 144 |
| 8.1.11 | Peripherals' GPIO configurations | 145 |
| 8.2 | GPIO registers | 148 |
| 8.2.1 | Port configuration register low (GPIOx_CRL) (x=A..G) | 148 |
| 8.2.2 | Port configuration register high (GPIOx_CRH) (x=A..G) | 149 |
| 8.2.3 | Port input data register (GPIOx_IDR) (x=A..G) | 149 |
| 8.2.4 | Port output data register (GPIOx_ODR) (x=A..G) | 150 |
| 8.2.5 | Port bit set/reset register (GPIOx_BSRR) (x=A..G) | 150 |
| 8.2.6 | Port bit reset register (GPIOx_BRR) (x=A..G) | 151 |
| 8.2.7 | Port configuration lock register (GPIOx_LCKR) (x=A..G) | 151 |
| 8.3 | Alternate function I/O and debug configuration (AFIO) | 152 |
| 8.3.1 | Using OSC32_IN/OSC32_OUT pins as GPIO ports PC14/PC15 | 152 |
| 8.3.2 | Using OSC_IN/OSC_OUT pins as GPIO ports PD0/PD1 | 152 |
| 8.3.3 | CAN1 alternate function remapping | 153 |
| 8.3.4 | CAN2 alternate function remapping | 153 |

| | | |
|-----------|--|------------|
| 8.3.5 | JTAG/SWD alternate function remapping | 153 |
| 8.3.6 | ADC alternate function remapping | 154 |
| 8.3.7 | Timer alternate function remapping | 155 |
| 8.3.8 | USART Alternate function remapping | 156 |
| 8.3.9 | I2C1 alternate function remapping | 157 |
| 8.3.10 | SPI1 alternate function remapping | 157 |
| 8.3.11 | SPI3 alternate function remapping | 157 |
| 8.3.12 | Ethernet alternate function remapping | 158 |
| 8.4 | AFIO registers | 158 |
| 8.4.1 | Event control register (AFIO_EVCR) | 158 |
| 8.4.2 | AF remap and debug I/O configuration register (AFIO_MAPR) | 159 |
| 8.4.3 | External interrupt configuration register 1 (AFIO_EXTICR1) | 165 |
| 8.4.4 | External interrupt configuration register 2 (AFIO_EXTICR2) | 165 |
| 8.4.5 | External interrupt configuration register 3 (AFIO_EXTICR3) | 166 |
| 8.4.6 | External interrupt configuration register 4 (AFIO_EXTICR4) | 166 |
| 8.5 | GPIO and AFIO register maps | 167 |
| 9 | Interrupts and events | 169 |
| 9.1 | Nested vectored interrupt controller (NVIC) | 169 |
| 9.1.1 | SysTick calibration value register | 169 |
| 9.1.2 | Interrupt and exception vectors | 169 |
| 9.2 | External interrupt/event controller (EXTI) | 174 |
| 9.2.1 | Main features | 175 |
| 9.2.2 | Block diagram | 175 |
| 9.2.3 | Wakeup event management | 175 |
| 9.2.4 | Functional description | 176 |
| 9.2.5 | External interrupt/event line mapping | 176 |
| 9.3 | EXTI registers | 178 |
| 9.3.1 | Interrupt mask register (EXTI_IMR) | 178 |
| 9.3.2 | Event mask register (EXTI_EMR) | 178 |
| 9.3.3 | Rising trigger selection register (EXTI_RTSR) | 179 |
| 9.3.4 | Falling trigger selection register (EXTI_FTSR) | 179 |
| 9.3.5 | Software interrupt event register (EXTI_SWIER) | 180 |
| 9.3.6 | Pending register (EXTI_PR) | 180 |
| 9.3.7 | EXTI register map | 181 |
| 10 | DMA controller (DMA) | 182 |

| | | |
|-----------|---|------------|
| 10.1 | DMA introduction | 182 |
| 10.2 | DMA main features | 182 |
| 10.3 | DMA functional description | 183 |
| 10.3.1 | DMA transactions | 183 |
| 10.3.2 | Arbiter | 184 |
| 10.3.3 | DMA channels | 184 |
| 10.3.4 | Programmable data width, data alignment and endians | 186 |
| 10.3.5 | Error management | 187 |
| 10.3.6 | Interrupts | 187 |
| 10.3.7 | DMA request mapping | 188 |
| 10.4 | DMA registers | 191 |
| 10.4.1 | DMA interrupt status register (DMA_ISR) | 191 |
| 10.4.2 | DMA interrupt flag clear register (DMA_IFCR) | 192 |
| 10.4.3 | DMA channel x configuration register (DMA_CCRx) (x = 1 ..7) | 193 |
| 10.4.4 | DMA channel x number of data register (DMA_CNDTRx) (x = 1 ..7) | 194 |
| 10.4.5 | DMA channel x peripheral address register (DMA_CPARx) (x = 1 ..7) | 195 |
| 10.4.6 | DMA channel x memory address register (DMA_CMARx) (x = 1 ..7) | 195 |
| 10.4.7 | DMA register map | 196 |
| 11 | Analog-to-digital converter (ADC) | 198 |
| 11.1 | ADC introduction | 198 |
| 11.2 | ADC main features | 199 |
| 11.3 | ADC functional description | 199 |
| 11.3.1 | ADC on-off control | 201 |
| 11.3.2 | ADC clock | 201 |
| 11.3.3 | Channel selection | 201 |
| 11.3.4 | Single conversion mode | 202 |
| 11.3.5 | Continuous conversion mode | 202 |
| 11.3.6 | Timing diagram | 202 |
| 11.3.7 | Analog watchdog | 203 |
| 11.3.8 | Scan mode | 204 |
| 11.3.9 | Injected channel management | 204 |
| 11.3.10 | Discontinuous mode | 205 |
| 11.4 | Calibration | 206 |
| 11.5 | Data alignment | 206 |
| 11.6 | Channel-by-channel programmable sample time | 207 |

| | | |
|-----------|--|------------|
| 11.7 | Conversion on external trigger | 207 |
| 11.8 | DMA request | 209 |
| 11.9 | Dual ADC mode | 210 |
| 11.9.1 | Injected simultaneous mode | 212 |
| 11.9.2 | Regular simultaneous mode | 212 |
| 11.9.3 | Fast interleaved mode | 213 |
| 11.9.4 | Slow interleaved mode | 213 |
| 11.9.5 | Alternate trigger mode | 214 |
| 11.9.6 | Independent mode | 215 |
| 11.9.7 | Combined regular/injected simultaneous mode | 215 |
| 11.9.8 | Combined regular simultaneous + alternate trigger mode | 215 |
| 11.9.9 | Combined injected simultaneous + interleaved | 216 |
| 11.10 | Temperature sensor | 217 |
| 11.11 | ADC interrupts | 218 |
| 11.12 | ADC registers | 219 |
| 11.12.1 | ADC status register (ADC_SR) | 219 |
| 11.12.2 | ADC control register 1 (ADC_CR1) | 220 |
| 11.12.3 | ADC control register 2 (ADC_CR2) | 222 |
| 11.12.4 | ADC sample time register 1 (ADC_SMPR1) | 225 |
| 11.12.5 | ADC sample time register 2 (ADC_SMPR2) | 226 |
| 11.12.6 | ADC injected channel data offset register x (ADC_JOFRx)(x=1..4) .. | 226 |
| 11.12.7 | ADC watchdog high threshold register (ADC_HTR) | 227 |
| 11.12.8 | ADC watchdog low threshold register (ADC_LTR) | 227 |
| 11.12.9 | ADC regular sequence register 1 (ADC_SQR1) | 227 |
| 11.12.10 | ADC regular sequence register 2 (ADC_SQR2) | 228 |
| 11.12.11 | ADC regular sequence register 3 (ADC_SQR3) | 229 |
| 11.12.12 | ADC injected sequence register (ADC_JSQR) | 229 |
| 11.12.13 | ADC injected data register x (ADC_JDRx) (x= 1..4) | 230 |
| 11.12.14 | ADC regular data register (ADC_DR) | 230 |
| 11.12.15 | ADC register map | 231 |
| 12 | Digital-to-analog converter (DAC) | 233 |
| 12.1 | DAC introduction | 233 |
| 12.2 | DAC main features | 233 |
| 12.3 | DAC functional description | 235 |
| 12.3.1 | DAC channel enable | 235 |

| | | |
|---------|---|-----|
| 12.3.2 | DAC output buffer enable | 235 |
| 12.3.3 | DAC data format | 235 |
| 12.3.4 | DAC conversion | 236 |
| 12.3.5 | DAC output voltage | 237 |
| 12.3.6 | DAC trigger selection | 237 |
| 12.3.7 | DMA request | 238 |
| 12.3.8 | Noise generation | 238 |
| 12.3.9 | Triangle-wave generation | 239 |
| 12.4 | Dual DAC channel conversion | 240 |
| 12.4.1 | Independent trigger without wave generation | 240 |
| 12.4.2 | Independent trigger with same LFSR generation | 241 |
| 12.4.3 | Independent trigger with different LFSR generation | 241 |
| 12.4.4 | Independent trigger with same triangle generation | 241 |
| 12.4.5 | Independent trigger with different triangle generation | 242 |
| 12.4.6 | Simultaneous software start | 242 |
| 12.4.7 | Simultaneous trigger without wave generation | 242 |
| 12.4.8 | Simultaneous trigger with same LFSR generation | 243 |
| 12.4.9 | Simultaneous trigger with different LFSR generation | 243 |
| 12.4.10 | Simultaneous trigger with same triangle generation | 243 |
| 12.4.11 | Simultaneous trigger with different triangle generation | 244 |
| 12.5 | DAC registers | 244 |
| 12.5.1 | DAC control register (DAC_CR) | 244 |
| 12.5.2 | DAC software trigger register (DAC_SWTRIGR) | 247 |
| 12.5.3 | DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1) | 247 |
| 12.5.4 | DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1) | 248 |
| 12.5.5 | DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1) | 248 |
| 12.5.6 | DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2) | 248 |
| 12.5.7 | DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2) | 249 |
| 12.5.8 | DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2) | 249 |
| 12.5.9 | Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD) | 249 |
| 12.5.10 | DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD) | 250 |

| | | |
|-----------|---|------------|
| 12.5.11 | DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD) | 250 |
| 12.5.12 | DAC channel1 data output register (DAC_DOR1) | 251 |
| 12.5.13 | DAC channel2 data output register (DAC_DOR2) | 251 |
| 12.5.14 | DAC register map | 252 |
| 13 | Advanced-control timers (TIM1&TIM8) | 253 |
| 13.1 | TIM1&TIM8 introduction | 253 |
| 13.2 | TIM1&TIM8 main features | 253 |
| 13.3 | TIM1&TIM8 functional description | 256 |
| 13.3.1 | Time-base unit | 256 |
| 13.3.2 | Counter modes | 257 |
| 13.3.3 | Repetition counter | 265 |
| 13.3.4 | Clock selection | 267 |
| 13.3.5 | Capture/compare channels | 269 |
| 13.3.6 | Input capture mode | 271 |
| 13.3.7 | PWM input mode | 272 |
| 13.3.8 | Forced output mode | 273 |
| 13.3.9 | Output compare mode | 274 |
| 13.3.10 | PWM mode | 275 |
| 13.3.11 | Complementary outputs and dead-time insertion | 278 |
| 13.3.12 | Using the break function | 279 |
| 13.3.13 | Clearing the OCxREF signal on an external event | 282 |
| 13.3.14 | 6-step PWM generation | 283 |
| 13.3.15 | One-pulse mode | 284 |
| 13.3.16 | Encoder interface mode | 285 |
| 13.3.17 | Timer input XOR function | 288 |
| 13.3.18 | Interfacing with Hall sensors | 288 |
| 13.3.19 | TIMx and external trigger synchronization | 290 |
| 13.3.20 | Timer synchronization | 293 |
| 13.3.21 | Debug mode | 293 |
| 13.4 | TIM1&TIM8 registers | 294 |
| 13.4.1 | TIM1&TIM8 control register 1 (TIMx_CR1) | 294 |
| 13.4.2 | TIM1&TIM8 control register 2 (TIMx_CR2) | 295 |
| 13.4.3 | TIM1&TIM8 slave mode control register (TIMx_SMCR) | 297 |
| 13.4.4 | TIM1&TIM8 DMA/interrupt enable register (TIMx_DIER) | 299 |
| 13.4.5 | TIM1&TIM8 status register (TIMx_SR) | 301 |

| | | |
|-----------|--|------------|
| 13.4.6 | TIM1&TIM8 event generation register (TIMx_EGR) | 302 |
| 13.4.7 | TIM1&TIM8 capture/compare mode register 1 (TIMx_CCMR1) | 304 |
| 13.4.8 | TIM1&TIM8 capture/compare mode register 2 (TIMx_CCMR2) | 307 |
| 13.4.9 | TIM1&TIM8 capture/compare enable register (TIMx_CCER) | 308 |
| 13.4.10 | TIM1&TIM8 counter (TIMx_CNT) | 311 |
| 13.4.11 | TIM1&TIM8 prescaler (TIMx_PSC) | 311 |
| 13.4.12 | TIM1&TIM8 auto-reload register (TIMx_ARR) | 311 |
| 13.4.13 | TIM1&TIM8 repetition counter register (TIMx_RCR) | 312 |
| 13.4.14 | TIM1&TIM8 capture/compare register 1 (TIMx_CCR1) | 312 |
| 13.4.15 | TIM1&TIM8 capture/compare register 2 (TIMx_CCR2) | 313 |
| 13.4.16 | TIM1&TIM8 capture/compare register 3 (TIMx_CCR3) | 313 |
| 13.4.17 | TIM1&TIM8 capture/compare register 4 (TIMx_CCR4) | 314 |
| 13.4.18 | TIM1&TIM8 break and dead-time register (TIMx_BDTR) | 314 |
| 13.4.19 | TIM1&TIM8 DMA control register (TIMx_DCR) | 316 |
| 13.4.20 | TIM1&TIM8 DMA address for full transfer (TIMx_DMAR) | 317 |
| 13.4.21 | TIM1&TIM8 register map | 317 |
| 14 | General-purpose timer (TIMx) | 319 |
| 14.1 | TIMx introduction | 319 |
| 14.2 | TIMx main features | 320 |
| 14.3 | TIMx functional description | 321 |
| 14.3.1 | Time-base unit | 321 |
| 14.3.2 | Counter modes | 323 |
| 14.3.3 | Clock selection | 331 |
| 14.3.4 | Capture/compare channels | 334 |
| 14.3.5 | Input capture mode | 336 |
| 14.3.6 | PWM input mode | 337 |
| 14.3.7 | Forced output mode | 337 |
| 14.3.8 | Output compare mode | 338 |
| 14.3.9 | PWM mode | 339 |
| 14.3.10 | One pulse mode | 342 |
| 14.3.11 | Clearing the OCxREF signal on an external event | 343 |
| 14.3.12 | Encoder interface mode | 344 |
| 14.3.13 | Timer input XOR function | 346 |
| 14.3.14 | Timers and external trigger synchronization | 346 |
| 14.3.15 | Timer synchronization | 349 |
| 14.3.16 | Debug mode | 354 |

| | | |
|-----------|---|------------|
| 14.4 | TIMx registers | 355 |
| 14.4.1 | TIMx control register 1 (TIMx_CR1) | 355 |
| 14.4.2 | TIMx control register 2 (TIMx_CR2) | 356 |
| 14.4.3 | TIMx slave mode control register (TIMx_SMCR) | 357 |
| 14.4.4 | TIMx DMA/Interrupt enable register (TIMx_DIER) | 360 |
| 14.4.5 | TIMx status register (TIMx_SR) | 361 |
| 14.4.6 | TIMx event generation register (TIMx_EGR) | 362 |
| 14.4.7 | TIMx capture/compare mode register 1 (TIMx_CCMR1) | 363 |
| 14.4.8 | Capture/compare mode register 2 (TIMx_CCMR2) | 367 |
| 14.4.9 | TIMx capture/compare enable register (TIMx_CCER) | 368 |
| 14.4.10 | TIMx counter (TIMx_CNT) | 369 |
| 14.4.11 | TIMx prescaler (TIMx_PSC) | 370 |
| 14.4.12 | TIMx auto-reload register (TIMx_ARR) | 370 |
| 14.4.13 | TIMx capture/compare register 1 (TIMx_CCR1) | 370 |
| 14.4.14 | TIMx capture/compare register 2 (TIMx_CCR2) | 371 |
| 14.4.15 | TIMx capture/compare register 3 (TIMx_CCR3) | 371 |
| 14.4.16 | TIMx capture/compare register 4 (TIMx_CCR4) | 372 |
| 14.4.17 | TIMx DMA control register (TIMx_DCR) | 372 |
| 14.4.18 | TIMx DMA address for full transfer (TIMx_DMAR) | 373 |
| 14.4.19 | TIMx register map | 373 |
| 15 | Basic timers (TIM6&TIM7) | 375 |
| 15.1 | TIM6&TIM7 introduction | 375 |
| 15.2 | TIM6&TIM7 main features | 375 |
| 15.3 | TIM6&TIM7 functional description | 376 |
| 15.3.1 | Time-base unit | 376 |
| 15.3.2 | Counting mode | 378 |
| 15.3.3 | Clock source | 380 |
| 15.3.4 | Debug mode | 381 |
| 15.4 | TIM6&TIM7 registers | 381 |
| 15.4.1 | TIM6&TIM7 control register 1 (TIMx_CR1) | 381 |
| 15.4.2 | TIM6&TIM7 control register 2 (TIMx_CR2) | 383 |
| 15.4.3 | TIM6&TIM7 DMA/Interrupt enable register (TIMx_DIER) | 383 |
| 15.4.4 | TIM6&TIM7 status register (TIMx_SR) | 384 |
| 15.4.5 | TIM6&TIM7 event generation register (TIMx_EGR) | 384 |
| 15.4.6 | TIM6&TIM7 counter (TIMx_CNT) | 384 |
| 15.4.7 | TIM6&TIM7 prescaler (TIMx_PSC) | 385 |

| | | |
|-----------|--|------------|
| 15.4.8 | TIM6&TIM7 auto-reload register (TIMx_ARR) | 385 |
| 15.4.9 | TIM6&TIM7 register map | 386 |
| 16 | Real-time clock (RTC) | 387 |
| 16.1 | RTC introduction | 387 |
| 16.2 | RTC main features | 388 |
| 16.3 | RTC functional description | 388 |
| 16.3.1 | Overview | 388 |
| 16.3.2 | Resetting RTC registers | 390 |
| 16.3.3 | Reading RTC registers | 390 |
| 16.3.4 | Configuring RTC registers | 390 |
| 16.3.5 | RTC flag assertion | 391 |
| 16.4 | RTC registers | 392 |
| 16.4.1 | RTC control register high (RTC_CRH) | 392 |
| 16.4.2 | RTC control register low (RTC_CRL) | 393 |
| 16.4.3 | RTC prescaler load register (RTC_PRLH / RTC_PRL) | 394 |
| 16.4.4 | RTC prescaler divider register (RTC_DIVH / RTC_DIVL) | 395 |
| 16.4.5 | RTC counter register (RTC_CNTH / RTC_CNTL) | 396 |
| 16.4.6 | RTC alarm register high (RTC_ALRH / RTC_ALRL) | 397 |
| 16.4.7 | RTC register map | 398 |
| 17 | Independent watchdog (IWDG) | 399 |
| 17.1 | IWDG introduction | 399 |
| 17.2 | IWDG main features | 399 |
| 17.3 | IWDG functional description | 399 |
| 17.3.1 | Hardware watchdog | 400 |
| 17.3.2 | Register access protection | 400 |
| 17.3.3 | Debug mode | 400 |
| 17.4 | IWDG registers | 401 |
| 17.4.1 | Key register (IWDG_KR) | 401 |
| 17.4.2 | Prescaler register (IWDG_PR) | 401 |
| 17.4.3 | Reload register (IWDG_RLR) | 402 |
| 17.4.4 | Status register (IWDG_SR) | 402 |
| 17.4.5 | IWDG register map | 403 |
| 18 | Window watchdog (WWDG) | 404 |

| | | |
|-----------|--|------------|
| 18.1 | WWDG introduction | 404 |
| 18.2 | WWDG main features | 404 |
| 18.3 | WWDG functional description | 404 |
| 18.4 | How to program the watchdog timeout | 406 |
| 18.5 | Debug mode | 406 |
| 18.6 | WWDG registers | 407 |
| 18.6.1 | Control register (WWDG_CR) | 407 |
| 18.6.2 | Configuration register (WWDG_CFR) | 407 |
| 18.6.3 | Status register (WWDG_SR) | 408 |
| 18.6.4 | WWDG register map | 408 |
| 19 | Flexible static memory controller (FSMC) | 409 |
| 19.1 | FSMC main features | 409 |
| 19.2 | Block diagram | 410 |
| 19.3 | AHB interface | 410 |
| 19.3.1 | Supported memories and transactions | 410 |
| 19.4 | External device address mapping | 411 |
| 19.4.1 | NOR/PSRAM address mapping | 412 |
| 19.4.2 | NAND/PC Card address mapping | 412 |
| 19.5 | NOR Flash/PSRAM controller | 414 |
| 19.5.1 | External memory interface signals | 414 |
| 19.5.2 | Supported memories and transactions | 416 |
| 19.5.3 | General timing rules | 417 |
| 19.5.4 | NOR Flash/PSRAM controller timing diagrams | 417 |
| 19.5.5 | Synchronous burst transactions | 430 |
| 19.5.6 | NOR/PSRAM controller registers | 436 |
| 19.6 | NAND Flash/PC Card controller | 441 |
| 19.6.1 | External memory interface signals | 442 |
| 19.6.2 | NAND Flash / PC Card supported memories and transactions | 444 |
| 19.6.3 | Timing diagrams for NAND, ATA and PC Card | 444 |
| 19.6.4 | NAND Flash operations | 445 |
| 19.6.5 | NAND Flash pre-wait functionality | 446 |
| 19.6.6 | Error correction code computation ECC (NAND Flash) | 447 |
| 19.6.7 | NAND Flash/PC Card controller registers | 448 |
| 19.6.8 | FSMC register map | 454 |

| | | |
|-----------|---|------------|
| 20 | Secure digital input/output interface (SDIO) | 456 |
| 20.1 | SDIO main features | 456 |
| 20.2 | SDIO bus topology | 457 |
| 20.3 | SDIO functional description | 459 |
| 20.3.1 | SDIO adapter | 460 |
| 20.3.2 | SDIO AHB interface | 470 |
| 20.4 | Card functional description | 471 |
| 20.4.1 | Card identification mode | 471 |
| 20.4.2 | Card reset | 471 |
| 20.4.3 | Operating voltage range validation | 471 |
| 20.4.4 | Card identification process | 472 |
| 20.4.5 | Block write | 473 |
| 20.4.6 | Block read | 473 |
| 20.4.7 | Stream access, stream write and stream read (MultiMediaCard only) | 474 |
| 20.4.8 | Erase: group erase and sector erase | 475 |
| 20.4.9 | Wide bus selection or deselection | 476 |
| 20.4.10 | Protection management | 476 |
| 20.4.11 | Card status register | 479 |
| 20.4.12 | SD status register | 482 |
| 20.4.13 | SD I/O mode | 486 |
| 20.4.14 | Commands and responses | 487 |
| 20.5 | Response formats | 490 |
| 20.5.1 | R1 (normal response command) | 491 |
| 20.5.2 | R1b | 491 |
| 20.5.3 | R2 (CID, CSD register) | 491 |
| 20.5.4 | R3 (OCR register) | 491 |
| 20.5.5 | R4 (Fast I/O) | 492 |
| 20.5.6 | R4b | 492 |
| 20.5.7 | R5 (interrupt request) | 493 |
| 20.5.8 | R6 | 493 |
| 20.6 | SDIO I/O card-specific operations | 494 |
| 20.6.1 | SDIO I/O read wait operation by SDIO_D2 signalling | 494 |
| 20.6.2 | SDIO read wait operation by stopping SDIO_CK | 494 |
| 20.6.3 | SDIO suspend/resume operation | 495 |
| 20.6.4 | SDIO interrupts | 495 |
| 20.7 | CE-ATA specific operations | 495 |

| | | |
|-----------|---|------------|
| 20.7.1 | Command completion signal disable | 495 |
| 20.7.2 | Command completion signal enable | 495 |
| 20.7.3 | CE-ATA interrupt | 496 |
| 20.7.4 | Aborting CMD61 | 496 |
| 20.8 | HW flow control | 496 |
| 20.9 | SDIO registers | 496 |
| 20.9.1 | SDIO power control register (SDIO_POWER) | 497 |
| 20.9.2 | SDI clock control register (SDIO_CLKCR) | 497 |
| 20.9.3 | SDIO argument register (SDIO_ARG) | 498 |
| 20.9.4 | SDIO command register (SDIO_CMD) | 499 |
| 20.9.5 | SDIO command response register (SDIO_RESPCMD) | 500 |
| 20.9.6 | SDIO response 1..4 register (SDIO_RESPx) | 500 |
| 20.9.7 | SDIO data timer register (SDIO_DTIMER) | 501 |
| 20.9.8 | SDIO data length register (SDIO_DLEN) | 501 |
| 20.9.9 | SDIO data control register (SDIO_DCTRL) | 502 |
| 20.9.10 | SDIO data counter register (SDIO_DCOUNT) | 503 |
| 20.9.11 | SDIO status register (SDIO_STA) | 504 |
| 20.9.12 | SDIO interrupt clear register (SDIO_ICR) | 505 |
| 20.9.13 | SDIO mask register (SDIO_MASK) | 507 |
| 20.9.14 | SDIO FIFO counter register (SDIO_FIFOCNT) | 509 |
| 20.9.15 | SDIO data FIFO register (SDIO_FIFO) | 510 |
| 20.9.16 | SDIO register map | 510 |
| 21 | Universal serial bus full-speed device interface (USB) | 512 |
| 21.1 | USB introduction | 512 |
| 21.2 | USB main features | 512 |
| 21.3 | USB functional description | 512 |
| 21.3.1 | Description of USB blocks | 514 |
| 21.4 | Programming considerations | 515 |
| 21.4.1 | Generic USB device programming | 515 |
| 21.4.2 | System and power-on reset | 516 |
| 21.4.3 | Double-buffered endpoints | 521 |
| 21.4.4 | Isochronous transfers | 523 |
| 21.4.5 | Suspend/Resume events | 524 |
| 21.5 | USB registers | 526 |
| 21.5.1 | Common registers | 526 |

| | | | |
|-----------|--------|---|------------|
| | 21.5.2 | Endpoint-specific registers | 532 |
| | 21.5.3 | Buffer descriptor table | 536 |
| | 21.5.4 | USB register map | 540 |
| 22 | | Controller area network (bxCAN) | 542 |
| | 22.1 | bxCAN introduction | 542 |
| | 22.2 | bxCAN main features | 542 |
| | 22.3 | bxCAN general description | 543 |
| | 22.3.1 | CAN 2.0B active core | 544 |
| | 22.3.2 | Control, status and configuration registers | 544 |
| | 22.3.3 | Tx mailboxes | 544 |
| | 22.3.4 | Acceptance filters | 544 |
| | 22.4 | bxCAN operating modes | 545 |
| | 22.4.1 | Initialization mode | 546 |
| | 22.4.2 | Normal mode | 546 |
| | 22.4.3 | Sleep mode (low power) | 546 |
| | 22.5 | Test mode | 547 |
| | 22.5.1 | Silent mode | 547 |
| | 22.5.2 | Loop back mode | 548 |
| | 22.5.3 | Loop back combined with silent mode | 548 |
| | 22.6 | STM32F10xxx in Debug mode | 549 |
| | 22.7 | bxCAN functional description | 549 |
| | 22.7.1 | Transmission handling | 549 |
| | 22.7.2 | Time triggered communication mode | 551 |
| | 22.7.3 | Reception handling | 551 |
| | 22.7.4 | Identifier filtering | 552 |
| | 22.7.5 | Message storage | 556 |
| | 22.7.6 | Error management | 558 |
| | 22.7.7 | Bit timing | 558 |
| | 22.8 | bxCAN interrupts | 560 |
| | 22.9 | CAN registers | 562 |
| | 22.9.1 | Register access protection | 562 |
| | 22.9.2 | CAN control and status registers | 562 |
| | 22.9.3 | CAN mailbox registers | 572 |
| | 22.9.4 | CAN filter registers | 579 |
| | 22.9.5 | bxCAN register map | 583 |

23 Serial peripheral interface (SPI) 586

- 23.1 SPI introduction 586
- 23.2 SPI and I²S main features 587
 - 23.2.1 SPI features 587
 - 23.2.2 I²S features 588
- 23.3 SPI functional description 589
 - 23.3.1 General description 589
 - 23.3.2 SPI slave mode 593
 - 23.3.3 SPI master mode 593
 - 23.3.4 Simplex communication 594
 - 23.3.5 Status flags 595
 - 23.3.6 CRC calculation 595
 - 23.3.7 SPI communication using DMA (direct memory addressing) 596
 - 23.3.8 Error flags 597
 - 23.3.9 Disabling the SPI 598
 - 23.3.10 SPI interrupts 598
- 23.4 I²S functional description 598
 - 23.4.1 General description 598
 - 23.4.2 Supported audio protocols 600
 - 23.4.3 Clock generator 607
 - 23.4.4 I²S master mode 609
 - 23.4.5 I²S slave mode 611
 - 23.4.6 Status flags 612
 - 23.4.7 Error flags 613
 - 23.4.8 I²S interrupts 613
 - 23.4.9 DMA features 614
- 23.5 SPI and I²S registers 614
 - 23.5.1 SPI control register 1 (SPI_CR1) (not used in I²S mode) 614
 - 23.5.2 SPI control register 2 (SPI_CR2) 616
 - 23.5.3 SPI status register (SPI_SR) 617
 - 23.5.4 SPI data register (SPI_DR) 618
 - 23.5.5 SPI CRC polynomial register (SPI_CRCPR) (not used in I²S mode) 619
 - 23.5.6 SPI Rx CRC register (SPI_RXCR) (not used in I²S mode) 619
 - 23.5.7 SPI Tx CRC register (SPI_TXCR) (not used in I²S mode) 620
 - 23.5.8 SPI_I²S configuration register (SPI_I2SCFGR) 620
 - 23.5.9 SPI_I²S prescaler register (SPI_I2SPR) 622

| | | |
|-----------|--|------------|
| | 23.5.10 SPI register map | 623 |
| 24 | Inter-integrated circuit (I²C) interface | 624 |
| 24.1 | I ² C introduction | 624 |
| 24.2 | I ² C main features | 624 |
| 24.3 | I ² C functional description | 625 |
| 24.3.1 | Mode selection | 625 |
| 24.3.2 | I2C slave mode | 627 |
| 24.3.3 | I2C master mode | 630 |
| 24.3.4 | Error conditions | 633 |
| 24.3.5 | SDA/SCL line control | 635 |
| 24.3.6 | SMBus | 635 |
| 24.3.7 | DMA requests | 637 |
| 24.3.8 | Packet error checking | 639 |
| 24.4 | I ² C interrupts | 639 |
| 24.5 | I ² C debug mode | 640 |
| 24.6 | I ² C registers | 641 |
| 24.6.1 | Control register 1 (I2C_CR1) | 641 |
| 24.6.2 | Control register 2 (I2C_CR2) | 643 |
| 24.6.3 | Own address register 1 (I2C_OAR1) | 644 |
| 24.6.4 | Own address register 2 (I2C_OAR2) | 645 |
| 24.6.5 | Data register (I2C_DR) | 645 |
| 24.6.6 | Status register 1 (I2C_SR1) | 646 |
| 24.6.7 | Status register 2 (I2C_SR2) | 649 |
| 24.6.8 | Clock control register (I2C_CCR) | 650 |
| 24.6.9 | TRISE register (I2C_TRISE) | 651 |
| 24.6.10 | I2C register map | 652 |
| 25 | Universal synchronous asynchronous receiver transmitter (USART) | 653 |
| 25.1 | USART introduction | 653 |
| 25.2 | USART main features | 653 |
| 25.3 | USART functional description | 654 |
| 25.3.1 | USART character description | 657 |
| 25.3.2 | Transmitter | 658 |
| 25.3.3 | Receiver | 661 |

| | | |
|-----------|--|------------|
| 25.3.4 | Fractional baud rate generation | 665 |
| 25.3.5 | USART receiver's tolerance to clock deviation | 666 |
| 25.3.6 | Multiprocessor communication | 667 |
| 25.3.7 | Parity control | 668 |
| 25.3.8 | LIN (local interconnection network) mode | 669 |
| 25.3.9 | USART synchronous mode | 672 |
| 25.3.10 | Single-wire half-duplex communication | 674 |
| 25.3.11 | Smartcard | 675 |
| 25.3.12 | IrDA SIR ENDEC block | 677 |
| 25.3.13 | Continuous communication using DMA | 679 |
| 25.3.14 | Hardware flow control | 680 |
| 25.4 | USART interrupts | 681 |
| 25.5 | USART mode configuration | 682 |
| 25.6 | USART registers | 683 |
| 25.6.1 | Status register (USART_SR) | 683 |
| 25.6.2 | Data register (USART_DR) | 685 |
| 25.6.3 | Baud rate register (USART_BRR) | 686 |
| 25.6.4 | Control register 1 (USART_CR1) | 686 |
| 25.6.5 | Control register 2 (USART_CR2) | 688 |
| 25.6.6 | Control register 3 (USART_CR3) | 690 |
| 25.6.7 | Guard time and prescaler register (USART_GTPR) | 691 |
| 25.6.8 | USART register map | 693 |
| 26 | USB on-the-go full-speed (OTG_FS) | 694 |
| 26.1 | OTG_FS introduction | 694 |
| 26.2 | OTG_FS main features | 694 |
| 26.2.1 | General features | 695 |
| 26.2.2 | Host-mode features | 695 |
| 26.2.3 | Peripheral-mode features | 696 |
| 26.3 | OTG_FS functional description | 696 |
| 26.3.1 | OTG full-speed core | 696 |
| 26.3.2 | Full-speed OTG PHY | 697 |
| 26.4 | OTG dual role device (DRD) | 698 |
| 26.4.1 | ID line detection | 698 |
| 26.4.2 | HNP dual role device | 698 |
| 26.4.3 | SRP dual role device | 699 |

| | | |
|---------|--|-----|
| 26.5 | USB peripheral | 699 |
| 26.5.1 | SRP-capable peripheral | 700 |
| 26.5.2 | Peripheral states | 700 |
| 26.5.3 | Peripheral endpoints | 701 |
| 26.6 | USB host | 703 |
| 26.6.1 | SRP-capable host | 704 |
| 26.6.2 | USB host states | 704 |
| 26.6.3 | Host channels | 705 |
| 26.6.4 | Host scheduler | 707 |
| 26.7 | SOF trigger | 708 |
| 26.7.1 | Host SOFs | 709 |
| 26.7.2 | Peripheral SOFs | 709 |
| 26.8 | Power options | 710 |
| 26.9 | USB data FIFOs | 710 |
| 26.10 | Peripheral FIFO architecture | 712 |
| 26.10.1 | Peripheral Rx FIFO | 712 |
| 26.10.2 | Peripheral Tx FIFOs | 713 |
| 26.11 | Host FIFO architecture | 713 |
| 26.11.1 | Host Rx FIFO | 713 |
| 26.11.2 | Host Tx FIFOs | 714 |
| 26.12 | USB system performance | 714 |
| 26.13 | OTG_FS interrupts | 715 |
| 26.14 | OTG_FS control and status registers | 717 |
| 26.14.1 | CSR memory map | 717 |
| 26.14.2 | OTG_FS global registers | 722 |
| 26.14.3 | Host-mode registers | 744 |
| 26.14.4 | Device-mode registers | 755 |
| 26.14.5 | OTG_FS power and clock gating control register (OTG_FS_PCGCCTL) | 777 |
| 26.14.6 | OTG_FS register map | 778 |
| 26.15 | OTG_FS programming model | 793 |
| 26.15.1 | Core initialization | 793 |
| 26.15.2 | Host initialization | 794 |
| 26.15.3 | Device initialization | 794 |
| 26.15.4 | Host programming model | 795 |
| 26.15.5 | Device programming model | 811 |

26.15.6 Operational model 813

26.15.7 Worst case response time 830

26.15.8 OTG programming model 831

27 Ethernet (ETH): media access control (MAC) with DMA controller 837

27.1 Ethernet introduction 837

27.2 Ethernet main features 837

 27.2.1 MAC core features 838

 27.2.2 DMA features 839

 27.2.3 PTP features 839

27.3 Ethernet pins and internal signals 840

27.4 Ethernet functional description: SMI, MII and RMII 841

 27.4.1 Station management interface: SMI 841

 27.4.2 Media-independent interface: MII 844

 27.4.3 Reduced media-independent interface: RMII 847

 27.4.4 MII/RMII selection 848

27.5 Ethernet functional description: MAC 802.3 849

 27.5.1 MAC 802.3 frame format 849

 27.5.2 MAC frame transmission 853

 27.5.3 MAC frame reception 860

 27.5.4 MAC interrupts 865

 27.5.5 MAC filtering 865

 27.5.6 MAC loopback mode 868

 27.5.7 MAC management counters: MMC 868

 27.5.8 Power management: PMT 869

 27.5.9 Precision time protocol (IEEE1588 PTP) 872

27.6 Ethernet functional description: DMA controller operation 878

 27.6.1 Initialization of a transfer using DMA 879

 27.6.2 Host bus burst access 879

 27.6.3 Host data buffer alignment 880

 27.6.4 Buffer size calculations 880

 27.6.5 DMA arbiter 881

 27.6.6 **Error response to DMA 881**

 27.6.7 Tx DMA configuration 881

 27.6.8 Rx DMA configuration 895

 27.6.9 DMA interrupts 904

| | | |
|-----------|--|------------|
| 27.7 | Ethernet interrupts | 905 |
| 27.8 | Ethernet register descriptions | 906 |
| 27.8.1 | MAC register description | 906 |
| 27.8.2 | MMC register description | 922 |
| 27.8.3 | IEEE 1588 time stamp registers | 927 |
| 27.8.4 | DMA register description | 932 |
| 27.8.5 | Ethernet register maps | 946 |
| 28 | Device electronic signature | 949 |
| 28.1 | Memory size registers | 949 |
| 28.1.1 | Flash size register | 949 |
| 28.2 | Unique device ID register (96 bits) | 950 |
| 29 | Debug support (DBG) | 952 |
| 29.1 | Overview | 952 |
| 29.2 | Reference ARM documentation | 954 |
| 29.3 | SWJ debug port (serial wire and JTAG) | 954 |
| 29.3.1 | Mechanism to select the JTAG-DP or the SW-DP | 954 |
| 29.4 | Pinout and debug port pins | 955 |
| 29.4.1 | SWJ debug port pins | 955 |
| 29.4.2 | Flexible SWJ-DP pin assignment | 955 |
| 29.4.3 | Internal pull-up and pull-down on JTAG pins | 956 |
| 29.4.4 | Using serial wire and releasing the unused debug pins as GPIOs | 957 |
| 29.5 | STM32F10xxx JTAG TAP connection | 957 |
| 29.6 | ID codes and locking mechanism | 958 |
| 29.6.1 | MCU device ID code | 958 |
| 29.6.2 | Boundary scan TAP | 960 |
| 29.6.3 | Cortex-M3 TAP | 960 |
| 29.6.4 | Cortex-M3 JEDEC-106 ID code | 960 |
| 29.7 | JTAG debug port | 960 |
| 29.8 | SW debug port | 962 |
| 29.8.1 | SW protocol introduction | 962 |
| 29.8.2 | SW protocol sequence | 962 |
| 29.8.3 | SW-DP state machine (Reset, idle states, ID code) | 963 |
| 29.8.4 | DP and AP read/write accesses | 964 |
| 29.8.5 | SW-DP registers | 964 |

| | | |
|-----------|--|------------|
| 29.8.6 | SW-AP registers | 965 |
| 29.9 | AHB-AP (AHB access port) - valid for both JTAG-DP or SW-DP | 965 |
| 29.10 | Core debug | 966 |
| 29.11 | Capability of the debugger host to connect under system reset | 967 |
| 29.12 | FPB (Flash patch breakpoint) | 967 |
| 29.13 | DWT (data watchpoint trigger) | 968 |
| 29.14 | ITM (instrumentation trace macrocell) | 968 |
| 29.14.1 | General description | 968 |
| 29.14.2 | Timestamp packets, synchronization and overflow packets | 968 |
| 29.15 | ETM (Embedded Trace Macrocell) | 970 |
| 29.15.1 | General description | 970 |
| 29.15.2 | Signal protocol, packet types | 970 |
| 29.15.3 | Main ETM registers | 970 |
| 29.15.4 | Configuration example | 971 |
| 29.16 | MCU debug component (MCUDBG) | 971 |
| 29.16.1 | Debug support for low-power modes | 971 |
| 29.16.2 | Debug support for timers, watchdog, bxCAN and I ² C | 972 |
| 29.16.3 | Debug MCU configuration register | 972 |
| 29.17 | TPIU (trace port interface unit) | 974 |
| 29.17.1 | Introduction | 974 |
| 29.17.2 | TRACE pin assignment | 975 |
| 29.17.3 | TPUI formatter | 977 |
| 29.17.4 | TPUI frame synchronization packets | 977 |
| 29.17.5 | Transmission of the synchronization frame packet | 977 |
| 29.17.6 | Synchronous mode | 978 |
| 29.17.7 | Asynchronous mode | 978 |
| 29.17.8 | TRACECLKIN connection inside STM32F10xxx | 978 |
| 29.17.9 | TPIU registers | 979 |
| 29.17.10 | Example of configuration | 980 |
| 29.18 | DBG register map | 980 |
| 30 | Revision history | 981 |

List of tables

| | | |
|-----------|--|-----|
| Table 1. | Register boundary addresses | 41 |
| Table 2. | Flash module organization (low-density devices) | 44 |
| Table 3. | Flash module organization (medium-density devices) | 45 |
| Table 4. | Flash module organization (high-density devices) | 46 |
| Table 5. | Flash module organization (connectivity line devices) | 47 |
| Table 6. | Boot modes | 48 |
| Table 7. | CRC calculation unit register map and reset values | 52 |
| Table 8. | Low-power mode summary | 57 |
| Table 9. | Sleep-now | 59 |
| Table 10. | Sleep-on-exit | 59 |
| Table 11. | Stop mode | 60 |
| Table 12. | Standby mode | 61 |
| Table 13. | PWR register map and reset values | 65 |
| Table 14. | BKP register map and reset values | 70 |
| Table 15. | RCC register map and reset values | 102 |
| Table 16. | RCC register map and reset values | 136 |
| Table 17. | Port bit configuration table | 140 |
| Table 18. | Output MODE bits | 140 |
| Table 19. | Advanced timers TIM1/TIM8 | 145 |
| Table 20. | General-purpose timers TIM2/3/4/5 | 145 |
| Table 21. | USARTs | 145 |
| Table 22. | SPI | 145 |
| Table 23. | I2S | 146 |
| Table 24. | I2C interface | 146 |
| Table 25. | BxCAN | 146 |
| Table 26. | USB | 146 |
| Table 27. | SDIO | 147 |
| Table 28. | FSMC | 147 |
| Table 29. | Other IOs | 147 |
| Table 30. | CAN1 alternate function remapping | 153 |
| Table 31. | CAN2 alternate function remapping | 153 |
| Table 32. | Debug interface signals | 153 |
| Table 33. | Debug port mapping | 154 |
| Table 34. | ADC1 external trigger injected conversion alternate function remapping | 154 |
| Table 35. | ADC1 external trigger regular conversion alternate function remapping | 154 |
| Table 36. | ADC2 external trigger injected conversion alternate function remapping | 154 |
| Table 37. | ADC2 external trigger regular conversion alternate function remapping | 155 |
| Table 38. | TIM5 alternate function remapping | 155 |
| Table 39. | TIM4 alternate function remapping | 155 |
| Table 40. | TIM3 alternate function remapping | 155 |
| Table 41. | TIM2 alternate function remapping | 156 |
| Table 42. | TIM1 alternate function remapping | 156 |
| Table 43. | USART3 remapping | 156 |
| Table 44. | USART2 remapping | 157 |
| Table 45. | USART1 remapping | 157 |
| Table 46. | I2C1 remapping | 157 |
| Table 47. | SPI1 remapping | 157 |
| Table 48. | SPI3 remapping | 158 |