



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






## MCF51EM256

### MCF51EM256 Series ColdFire Microcontroller



80 LQFP  
14 mm × 14 mm  
917A-03



100 LQFP  
14 mm × 14 mm  
983-02

**Covers: MCF51EM256  
MCF51EM128**

The MCF51EM256/128 series microcontrollers are a member of the ColdFire® family of reduced instruction set computing (RISC) microprocessors.

This document provides an overview of these 32-bit microcontrollers, focusing on their highly integrated and diverse feature set.

These microcontrollers are systems-on-chips (SoCs) that are based on the V1 ColdFire core and the following features:

- Operating at processor core speeds up to 50.33 MHz (peripherals operate at half of this speed) at 3.6 V to 2.5 V and 20 MHz at 3.6 V to 1.8 V
- Up to 256 KB of flash memory
- Up to 16 KB of RAM
- Less than 1.3  $\mu$ A of typical power consumption in battery mode, with MCU supply off
- Ultra-low power independent RTC with calendar features, separate time base, power domain, and 32 bytes of RAM
- A collection of communications peripherals, including UART, IIC and SPI
- Integrated 16-bit SAR analog-to-digital converter
- Programmable delay block (PDB)
- Two analog comparators with selectable interrupt (PRACMP)
- LCD driver
- Three serial communications interface modules (SCI)
- Three serial peripheral interfaces
- Inter-integrated circuit (IIC)
- Two 8-bit and one 16-bit modulo timers (MTIM)
- Two-channel timer/PWM module (TPM)

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2010. All rights reserved.



**Preliminary—Subject to Change Without Notice**

# Table of Contents

1	MCF51EM256 Series Configurations	3	2.9	External Oscillator (XOSC) Characteristics	34
1.1	Device Comparison	3	2.10	Internal Clock Source (ICS) Characteristics	35
1.2	Block Diagram	4	2.11	LCD Specifications	37
1.3	Features	6	2.12	AC Characteristics	37
1.3.1	Feature List	7	2.12.1	Control Timing	38
1.4	Part Numbers	9	2.12.2	Timer (TPM/FTM) Module Timing	39
1.5	Pinouts and Packaging	11	2.13	VREF Characteristics	40
1.5.1	Pinout: 80-Pin LQFP	11	2.14	SPI Characteristics	40
1.5.2	Pinout: 100-Pin LQFP	12	2.15	Flash Specifications	43
2	Electrical Characteristics	16	2.16	EMC Performance	44
2.1	Parameter Classification	16	2.16.1	Radiated Emissions	44
2.2	Absolute Maximum Ratings	17	3	Mechanical Outline Drawings	45
2.3	Thermal Characteristics	18	3.1	80-pin LQFP Package	45
2.4	Electrostatic Discharge (ESD) Protection Characteristics	19	3.2	100-pin LQFP Package	49
2.5	DC Characteristics	20	4	Revision History	53
2.6	Supply Current Characteristics	24			
2.7	Analog Comparator (PRACMP) Electricals	27			
2.8	ADC Characteristics	27			

# 1 MCF51EM256 Series Configurations

## 1.1 Device Comparison

The MCF51EM256 series is summarized in [Table 1](#).

**Table 1. MCF51EM256 Series Features by MCU and Package**

Feature	MCF51EM256		MCF51EM128	
	Flash size (bytes)	262144		131072
RAM size (bytes)	16384		8192	
Robust flash update supported	Yes			
Pin quantity	100	80	100	80
PRACMP1 inputs	5	3	5	3
PRACMP2 inputs	5			
ADC modules	4		4	
ADC differential channels <sup>1</sup>	4	2	4	2
ADC single-ended channels	16	12	16	12
DBG	Yes			
ICS	Yes			
IIC	Yes			
IRQ	Yes			
IRTC	Yes			
VREF	Yes			
LCD drivers	44	37	44	37
Rapid GPIO <sup>2</sup>	16	16	16	16
Port I/O <sup>3</sup>	47	40	47	40
Keyboard interface 1	8			
Keyboard interface 2	8			
SCI1	Yes			
SCI2	Yes			
SCI3	Yes			
SPI1 (FIFO)	Yes			
SPI2 (standard)	Yes			
SPI3 (standard)	Yes	No	Yes	No

Table 1. MCF51EM256 Series Features by MCU and Package (continued)

Feature	MCF51EM256	MCF51EM128
MTIM1 (8-bit)	Yes	
MTIM2 (8-bit)	Yes	
MTIM3 (16-bit)	Yes	
TPM channels	2	
PDB	Yes	
XOSC1 <sup>4</sup>	Yes	
XOSC2 <sup>5</sup>	Yes	

<sup>1</sup> Each differential channel is comprised of 2 pin inputs

<sup>2</sup> RGPIO is muxed with standard Port I/O


<sup>3</sup> Port I/O count does not include the output only PTC2/BKGD/MS.

<sup>4</sup> IRTC crystal input and possible crystal input to the ICS module

<sup>5</sup> Main external crystal input for the ICS module

## 1.2 Block Diagram

Figure 1 shows the connections between the MCF51EM256 series pins and modules.



- 1 Pins with • are not present on 80-pin devices.
- 2 PRACMP1 has two less available inputs on the 80-pin devices.

Figure 1. MCF51EM256 Series Block Diagram

## 1.3 Features

Table 2 describes the functional units of the MCF51EM256 series.

**Table 2. MCF51EM256 Series Functional Units**

Unit	Function
ADC (analog-to-digital converter)	Measures analog voltages at up to 16 bits of resolution. Each ADC has up to four differential and 24 single-ended inputs.
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
CF1 CORE (V1 ColdFire core) with MAC unit	Executes programs, handles interrupts and contains multiply-accumulate hardware (MAC).
PRACMP1, PRACMP2 (comparators)	Analog comparators for comparing external analog signals against each other, or a variety of reference levels.
COP (computer operating properly)	Software watchdog
IRQ (interrupt request)	Single pin high priority interrupt (part of the V1 ColdFire core)
CRC (cyclic Redundancy Check)	High-speed CRC calculation
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
FLASH (flash memory)	Provides storage for program code, constants and variables
IIC (inter-integrated circuits)	Supports standard IIC communications protocol and SMBus
INTC (interrupt controller)	Controls and prioritizes all device interrupts
KBI1 & KBI2	Keyboard Interfaces 1 and 2
LCD	Liquid crystal display driver
LVD (low voltage detect)	Provides an interrupt to the CF1CORE in the event that the supply voltage drops below a critical value. The LVD can also be programmed to reset the device upon a low voltage event
ICS (internal clock source)	Provides clocking options for the device, including a three frequency-locked loops (FLLs) for multiplying slower reference clock sources
IRTC (independent real-time clock)	The independent real time clock provides an independent time-base with optional interrupt, battery backup and tamper protection
VREF (voltage reference)	The voltage reference output is available for both on and off-chip use
MTIM1, MTIM2 (modulo timers)	8-bit modulo timers with configurable clock inputs and interrupt generation on overflow
MTIM3 (modulo timer)	16-bit modulo timer with configurable clock inputs and interrupt generation on overflow
PDB (programmable delay block)	This timer is optimized for scheduling ADC conversions
RAM (random-access memory)	Provides stack and variable storage
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds and is used to implement GPIO functionality for PTA and PTB.

Table 2. MCF51EM256 Series Functional Units (continued)

Unit	Function
SCI1, SCI2, SCI3(serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SIM (system integration unit)	
SPI1 (FIFO), SPI2, SPI3 (serial peripheral interfaces)	SPI1 has full-complementary drive outputs. SPI2 may be configured with full-complementary drive output via LCD control registers. SPI3 has open drain outputs on SCLK and (MISO or MOSI). These coupled with off-chip pull-up resistors, allow interface to an external 5 V SPI.
TPM (Timer/PWM Module)	Timer/PWM module can be used for a variety of generic timer operations as well as pulse-width modulation
VREG (voltage regulator)	Controls power management across the device
XOSC1 and XOSC2 (crystal oscillators)	These devices incorporate redundant crystal oscillators in separate power domains. One is intended primarily for use by the IRTC, and the other by the CPU and other peripherals.

### 1.3.1 Feature List

- 32-bit ColdFire V1 central processor unit (CPU)
  - Up to 50.33 MHz ColdFire CPU from 3.6 V to 2.5 V and 20 MHz CPU at 3.6 V to 1.8 V across temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
  - ColdFire instruction set revision C (ISA\_C) plus MAC
  - 32-bit multiply and accumulate (MAC) optimized for  $16 \times 16 \pm 32$  operations; supports signed or unsigned integer or signed fractional inputs
- On-chip memory
  - MCF51EM256/128 series support two independent flash arrays; read/program/erase over full operating voltage and temperature; allows interrupt processing while programming for robust program updates
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and Flash contents
- Power-saving modes
  - Two ultra-low power stop modes
  - New low-power run and low-power wait modes
  - Reduced power wait mode
  - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
  - Ultra-low power independent real time clock with calendar features (IRTC); runs in all MCU modes; external clock source with trim capabilities; independent voltage source runs IRTC when MCU is powered-down; tamper detection and indicator; battery monitor output to ADC; unaffected by MCU resets
  - Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to IRTC, ICS and LCD



- 6  $\mu$ s typical wakeup time from stop3 mode
- Clock source options
  - Two independent oscillators (XOSC1 and XOSC2) — loop-control Pierce oscillator; 32.768 kHz crystal or ceramic resonator. XOSC1 nominally supports the independent real time clock, and can be powered by a separate battery backup. XOSC2 is the primary external clock source for the ICS
  - Internal clock source (ICS) — internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference (XOSC1 or XOSC2); precision trimming of internal reference allowing 0.2% resolution and typical 0.5% to -1% deviation over temperature and voltage; supporting CPU frequencies from 4 kHz to 50 MHz
- System protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  - Low voltage detection with reset or interrupt; selectable trip points; separate low voltage warning with optional interrupt; selectable trip points
  - Illegal opcode and illegal address detection with reset
  - Flash block protection for each array to prevent accidental write/erasure
  - Hardware CRC module to support fast cyclic redundancy checks
- Development support
  - Integrated ColdFire DEBUG\_Rev\_B+ interface with single wire BDM connection supports same electrical interface used by the S08 family debug modules
  - Real-time debug support with six hardware breakpoints (4 PC, 1 address and 1 data)
  - On-chip trace buffer provides programmable start/stop recording conditions
- Peripherals
  - **ADC16** — 4 analog-to-digital converters; the 100 pin version of the device has 1 dedicated differential channel and 1 dedicated single-ended channel per ADC, along with 3 muxed single-ended channels per ADC. The ADCs have 16-bit resolution, range compare function, 1.7 mV/°C temperature sensor, internal bandgap reference channel, operate in stop3 and are fully functional from 3.6 V to 1.8 V
  - **PDB** — Programmable delay block with 16-bit counter and modulus and 3-bit prescaler; 8 trigger outputs for ADC16 modules (2 per ADC); provides periodic coordination of ADC sampling sequence with programmable sequence completion interrupt
  - **IRTC** — Ultra-low power independent real time clock with calendar features (IRTC); runs in all MCU modes; external clock source with trim capabilities (XOSC1); independent voltage source runs IRTC when MCU is powered-down; tamper detection and indicator; battery monitor output to ADC; unaffected by MCU resets
  - **PRACMPx** — Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to programmable internal reference voltage; operation in stop3
  - **LCD** — up to 288 segments (8  $\times$  36); 160 segments (4  $\times$  40); internal charge pump and option to provide internal reference voltage that can be trimmed for contrast control; flexible

- front-plane/backplane pin assignments; operation in all low power modes with blink functionality
- **SCIx** — Three serial communications interface modules with optional 13-bit break; option to connect Rx input to PRACMP output on SCI1 and SCI2; high current drive on Tx on SCI1 and SCI2; wakeup from stop3 on Rx edge. SCI1 and SCI2 Tx pins can be modulated with timer outputs for use with IR interfaces
  - **SPIx** — Two serial peripheral interfaces (SPI2, SPI3) with full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
  - **SPI16** — Serial peripheral interface (SPI1) with 32-bit FIFO buffer; 16-bit or 8-bit data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
  - **IIC** — Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
  - **MTIMx** — Two 8-bit and one 16-bit modulo timers with 4-bit prescaler; overflow interrupt; external clock input/pulse accumulator
  - **TPM** — 2-channel Timer/PWM module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator; can be used modulate SCI1 and SCI2 TX pins
- Input/output
    - up to 16 rapid GPIO and 48 standard GPIOs, including 1 output-only pin and 3 open-drain pins.
    - up to 16 keyboard interrupts with selectable polarity
    - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
  - Package options
    - 100-pin LQFP, 80-pin LQFP

## 1.4 Part Numbers




Table 3. Orderable Part Number Summary

Freescall Part Number	Flash / SRAM (KB)	Package	Temperature
MCF51EM256CLL	256/16	100-Pin LQFP	-40°C to 85°C
MCF51EM256CLK	256/16	80-Pin LQFP	-40°C to 85°C
MCF51EM128CLL	128/16	100-Pin LQFP	-40°C to 85°C
MCF51EM128CLK	128/16	80-Pin LQFP	-40°C to 85°C

## 1.5 Pinouts and Packaging

### 1.5.1 Pinout: 80-Pin LQFP

Pins not available on the 80-pin LQFP are automatically disabled for reduced current consumption. No user interaction is needed. Software access to the functions on these pins will be ignored

Figure 2 shows the pinout of the 80-pin LQFP.




Figure 2. 80-Pin LQFP Pinout

### 1.5.2 Pinout: 100-Pin LQFP

Figure 3 shows the pinout configuration for the 100-pin LQFP. Pins which are blacked out do not have an equivalent pin on the 80-pin LQFP package.




Figure 3. 100-Pin LQFP Pinout

Table 4 shows the package pin assignments.

Table 4. MCF51EM256 Series Package Pin Assignments

100 LQFP	80 LQFP	Default Function	ALT1	ALT2	ALT3	Comment
1	—	LCD25				
2	—	LCD26				
3	1	PTD0	LCD27	KBI2P0		
4	2	PTD1	LCD28	KBI2P1		
5	3	PTD2	LCD29	KBI2P2		
6	4	PTD3	LCD30	KBI2P3		
7	5	PTD4	LCD31	KBI2P4	TMRCLK1	
8	6	PTD5	LCD32	KBI2P5	TMRCLK2	
9	7	PTD6	LCD33	KBI2P6		
10	8	PTD7	LCD34	KBI2P7		
11	9	LCD35	CLKOUT			
12	10	PTF0	LCD36			
13	11	PTF1	LCD37		EXTRIG	
14	12	PTF2	LCD38		RX3	
15	13	PTF3	LCD39		TX3	
16	14	PTF4	LCD40		AD16	
17	15	PTF5	LCD41		AD17	
18	16	PTF6	LCD42		AD18	
19	17	PTF7	LCD43		AD19	
20	18	V <sub>DDA</sub>				
21	19	V <sub>REFH</sub>				
22	—	DADP0				
23	—	DADM0				
24	—	AD4				
25	20	DADP1				
26	21	DADM1				
27	22	AD5				
28	23	DADP2				
29	24	DADM2				
30	25	AD6				
31	—	DADP3				
32	—	DADM3				

Table 4. MCF51EM256 Series Package Pin Assignments (continued)

100 LQFP	80 LQFP	Default Function	ALT1	ALT2	ALT3	Comment
33	—	AD7				
34	26	V <sub>REFO</sub>				
35	27	V <sub>REFL</sub>				
36	28	V <sub>SSA</sub>				
37	29	EXTAL1				
38	30	XTAL1				
39	31	V <sub>BAT</sub>				
40	32	TAMPER				
41	33	PTA0/RGPIO0	IRQ	CLKOUT		
42	—	PTE0		PRACMP1O	AD8	
43	—	PTE1		PRACMP1P3	AD9	
44	34	PTA1/RGPIO1	MOSI1			RGPIO_ENB is used to select between standard GPIO and RGPIO
45	35	PTA2/RGPIO2	MISO1		AD10	
46	36	PTA3/RGPIO3	SCLK1			
47	37	PTA4/RGPIO4	$\overline{SS1}$			
48	38	PTA5/RGPIO5	TPMCH0		AD11	
49	39	PTA6/RGPIO6	TPMCH1		AD12	
50	40	PTA7/RGPIO7	TPMCLK	PRACMP1P2	AD13	
51	—	PTE2		PRACMP1P1		
52	41	PTB0/RGPIO8	KBI1P0	PRACMP2P0	RX2	RGPIO_ENB is used to select between standard GPIO and RGPIO
53	42	PTB1/RGPIO9	KBI1P1	$\overline{SS3}$	TX2	2X Drive Output RGPIO_ENB is used to select between standard GPIO and RGPIO
54	43	V <sub>DD</sub>				
55	44	V <sub>SS</sub>				
56	45	PTB2/RGPIO10	KBI1P2	PRACMP1P0	RX1	RGPIO_ENB is used to select between standard GPIO and RGPIO
57	46	PTB3/RGPIO11	KBI1P3	PRACMP2P1	TX1	2X drive output RGPIO_ENB is used to select between standard GPIO and RGPIO

Table 4. MCF51EM256 Series Package Pin Assignments (continued)

100 LQFP	80 LQFP	Default Function	ALT1	ALT2	ALT3	Comment
58	47	PTB4/RGPIO12	SCL	PRACMP2P2		RGPIO_ENB is used to select between standard GPIO and RGPIO
59	48	PTB5/RGPIO13	SDA	PRACMP2P3		
60	—	PTE3	MOSI3	MISO3		
61	—	PTE4	MISO3	MOSI3		Open Drain
62	—	PTE5	SCLK3			Open Drain
63	—	PTE6	$\overline{SS3}$	TX2		Open Drain
64	49	PTB6/RGPIO14	KBI1P4	TMRCLK1	AD14	RGPIO_ENB is used to select between standard GPIO and RGPIO
65	50	PTB7/RGPIO15	KBI1P5	TMRCLK2	AD15	
66	51	$\overline{RESET}$				This pin is an open drain device and has an internal pullup. There is no clamp diode to $V_{DD}$ .
67	52	PTC0	KBI1P6	EXTAL2	RX3	
68	53	PTC1	KBI1P7	XTAL2	TX3	
69	54	BKGD/MS	PTC2			This pin has an internal pullup. PTC2 can only be programmed as an output.
70 <sup>1</sup>	55 <sup>1</sup>	PTC3	LCD0	PRACMP1O		
71 <sup>1</sup>	56 <sup>1</sup>	PTC4	LCD1	PRACMP2O		
72 <sup>1</sup>	57 <sup>1</sup>	PTC5	LCD2		PRACMP1P4	
73 <sup>1</sup>	58 <sup>1</sup>	PTC6	LCD3		PRACMP2P4	
74 <sup>1</sup>	59 <sup>1</sup>	PTC7	LCD4			
75 <sup>1</sup>	60 <sup>1</sup>	PTE7	LCD5			
76 <sup>1</sup>	61 <sup>1</sup>	LCD6	MOSI2			
77 <sup>1</sup>	62 <sup>1</sup>	LCD7	MISO2			
78 <sup>1</sup>	63 <sup>1</sup>	LCD8	SCLK2			
79 <sup>1</sup>	64 <sup>1</sup>	LCD9	$\overline{SS2}$			
80	65	LCD10				
81	66	LCD11				
82	67	LCD12				
83	68	LCD13				
84	69	LCD14				
85	70	LCD15				
86	—	LCD16				



Table 4. MCF51EM256 Series Package Pin Assignments (continued)

100 LQFP	80 LQFP	Default Function	ALT1	ALT2	ALT3	Comment
87	—	LCD17				
88	—	LCD18				
89	—	LCD19				
90	—	LCD20				
91	71	LCD21				
92	72	LCD22				
93	73	LCD23				
94	74	LCD24				
95	75	V <sub>SS</sub>				
96	76	VLL3				
97	77	VLL2				
98	78	VLL1				
99	79	VCAP2				
100	80	VCAP1				

<sup>1</sup> These pins that are shared with the LCD are open-drain by default if not used as LCD pins. To configure this pins as full complementary drive outputs, you must have the LCD modules bits configured as follow: FCDEN = 1, VSUPPLY = 11 and RVEN = 0. The Input levels and internal pullup resistors are referenced to VLL3. Referer to the LCD chapter for further information.

## 2 Electrical Characteristics

This section contains electrical specification tables and reference timing diagrams for the MCF51EM256/128 series microcontrollers, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

### 2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 5. Parameter Classifications**

<b>P</b>	Those parameters are guaranteed during production testing on each individual device.
<b>C</b>	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
<b>T</b>	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
<b>D</b>	Those parameters are derived mainly from simulations.

**NOTE**

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

**2.2 Absolute Maximum Ratings**

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 6](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

**Table 6. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 4.0	V
Input voltage	$V_{In}$	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins except PTB1 and PTB3) <sup>1, 2, 3</sup>	$I_D$	±25	mA
Instantaneous maximum current Single pin limit (applies to PTB1 and PTB3) <sup>4, 5, 6</sup>	$I_D$	±50	mA
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Storage temperature	$T_{stg}$	-55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

## Electrical Characteristics

- <sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.
- <sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.
- <sup>5</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>6</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

## 2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 7. Thermal Characteristics**

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	$T_A$	-40 to 85	°C
Maximum junction temperature	$T_{JM}$	95	°C
Thermal resistance <sup>1,2,3,4</sup>			
100-pin LQFP	$\theta_{JA}$		°C/W
1s		54	
2s2p		42	
80-pin LQFP			
1s	55		
2s2p	42		

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction to Ambient Natural Convection

<sup>3</sup> 1s — Single layer board, one signal layer

<sup>4</sup> 2s2p — Four layers board, two signal and two power layers

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

$P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (<http://www.aecouncil.com/>) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 8. ESD and Latch-up Test Conditions**

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	C	100	pF
	Number of Pulse per pin	—	3	
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	C	200	pF
	Number of Pulse per pin	—	3	
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

Table 9. ESD and Latch-Up Protection Characteristics

Num	Rating	Symbol	Min	Max	Unit
1	Human Body Model (HBM)	$V_{HBM}$	±2000	—	V
2	Machine Model (MM)	$V_{MM}$	±200	—	V
3	Charge Device Model (CDM)	$V_{CDM}$	±500	—	V
4	Latch-up Current at $T_A = 85\text{ °C}$	$I_{LAT}$	±100	—	mA

## 2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 10. DC Characteristics

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit	
1	P	Operating voltage	Digital supply — 50 MHz operation	$V_{DD}$	2.5	—	3.6	V
			Digital supply <sup>2</sup> — 20 MHz maximum operation	$V_{DD}$	1.8	—	3.6	
2	P	Analog supply	$V_{DDA}$	1.8	—	3.6	V	
3	D	Battery supply	$V_{BAT}$	2.2	3	3.3	V	
4	P	Bandgap voltage reference <sup>3</sup>	$V_{BG}$	1.15	1.17	1.18	V	
5	C	Output high voltage	PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], low-drive strength. $V_{DD} \geq 1.8\text{ V}$ , $I_{Load} = -0.6\text{ mA}$	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
	PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], high-drive strength. $V_{DD} \geq 2.7\text{ V}$ , $I_{Load} = -10\text{ mA}$							
	PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], high-drive strength. $V_{DD} \geq 1.8\text{ V}$ , $I_{Load} = -3\text{ mA}$							
6	C	Output high voltage	PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, low drive strength. $V_{DD} \geq 1.8\text{ V}$ , $I_{Load} = -0.5\text{ mA}$	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
	PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. $V_{DD} \geq 2.7\text{ V}$ , $I_{Load} = -3\text{ mA}$							
	PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. $V_{DD} \geq 1.8\text{ V}$ , $I_{Load} = -1\text{ mA}$							
7	D	Output high current	Max total $I_{OH}$ for all ports	$I_{OHT}$	—	—	100	mA

Table 10. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit		
8	C	Output low voltage	$V_{OL}$	—	—	0.50	V		
	P							PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], low-drive strength. $V_{DD} \geq 1.8$ V, $I_{Load} = 2$ mA	
	C							PTA[7:0], PTB[7:0], PTC[2:0], PTE[6:0], high-drive strength. $V_{DD} \geq 2.7$ V, $I_{Load} = 10$ mA	
9	C	Output low voltage	$V_{OL}$	—	—	0.50	V		
	P							PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, low drive strength. $V_{DD} \geq 1.8$ V, $I_{Load} = 0.5$ mA	
	C							PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. $V_{DD} \geq 2.7$ V, $I_{Load} = 3$ mA	
10	D	Output low current	Max total $I_{OL}$ for all ports	$I_{OLT}$	—	—	100	mA	
11	P	Input high voltage	$V_{IH}$	—	—	—	V		
								All digital inputs except tamper_in, $V_{DD} > 2.7$ V	$0.70 \times V_{DD}$
								All digital inputs except tamper_in, $2.7$ V $> V_{DD} \geq 1.8$ V	$0.85 \times V_{DD}$
		Tamper_in	1.5	—	—				
12	P	Input low voltage	$V_{IL}$	—	—	$0.35 \times V_{DD}$	V		
								All digital inputs except tamper_in, $V_{DD} > 2.7$ V	
								all digital inputs except tamper_in, $2.7$ V $> V_{DD} \geq 1.8$ V	$0.3 \times V_{DD}$
		Tamper_in	—	—	0.5				
13	C	Input hysteresis; all digital inputs		$V_{hys}$	$0.06 \times V_{DD}$	—	—	mV	
14	P	Input leakage current; input only pins <sup>4</sup>		$I_{In}$	—	0.1	1	$\mu$ A	
15	P	High Impedance (off-state) leakage current <sup>4</sup>		$I_{OZ}$	—	0.1	1	$\mu$ A	
16	P	Internal pullup resistors <sup>5</sup>		$R_{PU}$	17.5	—	52.5	k $\Omega$	
17	P	Internal pulldown resistors <sup>6</sup>		$R_{PD}$	17.5	—	52.5	k $\Omega$	
18	C	Input capacitance; all non-supply pins		$C_{In}$	—	—	8	pF	
19	P	POR rearm voltage		$V_{POR}$	0.9	1.4	2.0	V	
20	D	POR rearm time		$t_{POR}$	10	—	—	$\mu$ s	
21	P	Low-voltage detection threshold	$V_{LVDH}$	—	—	—	V		
								High range — $V_{DD}$ falling	2.300
		High range — $V_{DD}$ rising	2.370	2.425	2.480				

Table 10. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit	
22	C	Low-voltage detection threshold	$V_{LVDL}$	Low range — $V_{DD}$ falling	1.800	1.845	1.890	V
		Low range — $V_{DD}$ rising		1.870	1.915	1.960	V	
23	P	Low-voltage warning threshold	$V_{LVWH}$	$V_{DD}$ falling, LVWV = 1	2.590	2.655	2.720	V
		$V_{DD}$ rising, LVWV = 1		2.580	2.645	2.710		
24	C	Low-voltage warning	$V_{LVWL}$	$V_{DD}$ falling, LVWV = 0	2.300	2.355	2.410	V
		$V_{DD}$ rising, LVWV = 0		2.360	2.425	2.490		
25	D	RAM retention voltage	$V_{RAM}$	—	0.6	1.0	V	
26	D	DC injection current <sup>7 8 9 10</sup> (single pin limit), $V_{IN} > V_{DD}$ , $V_{IN} < V_{SS}$	$I_{IC}$		-0.2	—	0.2	mA
		DC injection current (Total MCU limit, includes sum of all stressed pins), $V_{IN} > V_{DD}$ , $V_{IN} < V_{SS}$			-5	—	5	mA

- <sup>1</sup> Typical values are based on characterization data at 25 °C unless otherwise stated.
- <sup>2</sup> Switch to lower frequency when the low-voltage interrupt asserts ( $V_{LVDH}$ ).
- <sup>3</sup> Factory trimmed at  $V_{DD} = 3.0$  V, Temp = 25°C
- <sup>4</sup> Measured with  $V_{IN} = V_{DD}$  or  $V_{SS}$ .
- <sup>5</sup> Measured with  $V_{IN} = V_{SS}$ .
- <sup>6</sup> Measured with  $V_{IN} = V_{DD}$ .
- <sup>7</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{IN} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>8</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>10</sup> The  $\overline{RESET}$  pin does not have a clamp diode to  $V_{DD}$ . Do not drive this pin above  $V_{DD}$ .




Figure 4. Pullup and Pulldown Typical Resistor Values





Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)





Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)





Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)






Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

## 2.6 Supply Current Characteristics




Figure 9. Typical Run  $I_{DD}$  for FBE and FEI,  $I_{DD}$  vs.  $V_{DD}$  (All Modules Enabled)

Table 11. Supply Current Characteristics

Num	C	Parameter		Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp (°C)
1	P	Run supply current FEI mode, all modules on	25.165 MHz	R <sub>I</sub> DD	3	66.2	100	mA	-40 to 85°C
	T		20 MHz			55.3	—		
	T		8 MHz			23.9	—		
	T		1 MHz			4.56	—		
2	C	Run supply current FEI mode, all modules off	25.165 MHz	R <sub>I</sub> DD	3	55.1	56	mA	-40 to 85°C
	T		20 MHz			46.6	—		
	T		8 MHz			19.9	—		
	T		1 MHz			3.92	—		
3	T	Run supply current LPS=0, all modules off	16 kHz FBILP	R <sub>I</sub> DD	3	239	—	μA	—
	T		16 kHz FBELP			249	—		
4	T	Run supply current LPS = 1, all modules off, running from flash	16 kHz FBELP	R <sub>I</sub> DD	3	50	—	μA	—
5	C	Wait mode supply current FEI mode, all modules off	25.165 MHz	W <sub>I</sub> DD	3	51.1	69	mA	-40 to 85°C
	T		20 MHz			42.6	—		
	T		8 MHz			18.8	—		
	T		1			3.69	—		
6	T	Wait mode supply current LPRS = 1, all mods off		W <sub>I</sub> DD	3	1	—	μA	—
7	P	Stop2 mode supply current		S2 <sub>I</sub> DD	3	0.576	30	μA	-40 to 85°C
	C				2		16		
8	P	Stop3 mode supply current		S3 <sub>I</sub> DD	3	1.05	45	μA	-40 to 85°C
	C				2		27		
9	T	LVD adder to stop3, stop2 (LVDE = LVDSE = 1)		S3 <sub>I</sub> DDLVD	3	120	—	μA	—
10	T	Voltage reference adder to stop3	Low power mode	S3 <sub>I</sub> DDLVD	3	90	—	μA	—
			Tight regulation mode			270			
11	T	PRACMP adder to stop3	PRG disabled	S3 <sub>I</sub> DDLVD	3	13	—	μA	—
			PRG enabled			29			
12	T	LCD adder to stop3, stop2, VIREG enabled, 1/4 duty cycle, 4x39 configuration for 156 segments, 32Hz frame rate, no LCD glass connected		S3 <sub>I</sub> DDLVD	3	1.3	—	μA	—
13	C	Adder to stop3 for oscillator enabled <sup>2</sup> (ERCLKEN =1 and EREFSTEN = 1)		S3 <sub>I</sub> DDOSC	3	5	—	μA	—