

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MCF52211

Rev. 2, 3/2011

MCF52211 ColdFire Microcontroller

Supports MCF52210 / 52211 / 52212 / 52213

The MCF52211 microcontroller family is a member of the ColdFire[®] family of reduced instruction set computing (RISC) microprocessors.

This document provides an overview of the 32-bit MCF52211 microcontroller, focusing on its highly integrated and diverse feature set.

This 32-bit device is based on the Version 2 ColdFire core operating at a frequency up to 80 MHz, offering high performance and low power consumption. On-chip memories connected tightly to the processor core include up to 128 Kbytes of flash memory and 16 Kbytes of static random access memory (SRAM). On-chip modules include:

- V2 ColdFire core delivering 76 MIPS (Dhrystone 2.1) at 80 MHz running from internal flash memory with Multiply Accumulate (MAC) Unit and hardware divider
- Universal Serial Bus On-The-Go (USBOTG)
- · USB Transceiver
- Three universal asynchronous/synchronous receiver/transmitters (UARTs)
- Two inter-integrated circuit (I2CTM) bus interface modules
- Queued serial peripheral interface (QSPI) module
- Eight-channel 12-bit fast analog-to-digital converter (ADC)
- · Four-channel direct memory access (DMA) controller
- Four 32-bit input capture/output compare timers with DMA support (DTIM)
- Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation (PWM), and pulse accumulation
- Eight-channel/Four-channel, 8-bit/16-bit pulse width modulation timer
- Two 16-bit periodic interrupt timers (PITs)
- Real-time clock (RTC) module
- · Programmable software watchdog timer
- Interrupt controller capable of handling 57 sources

MCF52211









- Clock module with 8 MHz on-chip relaxation oscillator and integrated phase-locked loop (PLL)
- Test access/debug port (JTAG, BDM)

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

© Freescale Semiconductor, Inc., 2011. All rights reserved.





Table of Contents

| 1 | Famil | y Configurations | | 2.4 | Flash Memory Characteristics | 29 |
|---|-------|---|---|-------|---|----|
| | 1.1 | Block Diagram3 | | 2.5 | EzPort Electrical Specifications | 30 |
| | 1.2 | Features | | 2.6 | ESD Protection | 31 |
| | 1.3 | Reset Signals | | 2.7 | DC Electrical Specifications | 31 |
| | 1.4 | PLL and Clock Signals | | 2.8 | Clock Source Electrical Specifications | |
| | 1.5 | Mode Selection | | 2.9 | USB Operation | 33 |
| | 1.6 | External Interrupt Signals | | 2.10 | General Purpose I/O Timing | |
| | 1.7 | Queued Serial Peripheral Interface (QSPI)21 | | 2.11 | Reset Timing | 34 |
| | 1.8 | USB On-the-Go | | 2.12 | I ² C Input/Output Timing Specifications | 35 |
| | 1.9 | I ² C I/O Signals | | 2.13 | Analog-to-Digital Converter (ADC) Parameters | 36 |
| | 1.10 | UART Module Signals22 | | | Equivalent Circuit for ADC Inputs | |
| | 1.11 | DMA Timer Signals22 | | 2.15 | DMA Timers Timing Specifications | 38 |
| | 1.12 | ADC Signals | | 2.16 | QSPI Electrical Specifications | 38 |
| | 1.13 | General Purpose Timer Signals | | 2.17 | JTAG and Boundary Scan Timing | 38 |
| | 1.14 | Pulse Width Modulator Signals | | 2.18 | Debug AC Timing Specifications | 41 |
| | 1.15 | Debug Support Signals | 3 | | anical Outline Drawings | |
| | | EzPort Signal Descriptions | | 3.1 | 64-pin LQFP Package | |
| | 1.17 | Power and Ground Pins25 | | 3.2 | 64 QFN Package | 46 |
| 2 | Elect | rical Characteristics26 | | 3.3 | 81 MAPBGA Package | 50 |
| | 2.1 | Maximum Ratings | | 3.4 | 100-pin LQFP Package | 52 |
| | 2.2 | Current Consumption | 4 | Revis | sion History | |
| | 0.0 | The average Observator viction | | | | |



1 Family Configurations

Table 1. MCF52211 Family Configurations

| Module | 52210 | 52211 | 52212 | 52213 | |
|---|--------------------------|--|-------------|--------------|--|
| Version 2 ColdFire Core with MAC (Multiply-Accumulate Unit) | • | • | • | • | |
| System Clock | 6 | 6, 80 MHz | 50 MHz | | |
| Performance (Dhrystone 2.1 MIPS) | | up to 76 | up t | o 46 | |
| Flash / Static RAM (SRAM) | 64/16 Kbytes | 128/16 Kbytes | 64/8 Kbytes | 128/8 Kbytes | |
| Interrupt Controller (INTC) | • | • | • | • | |
| Fast Analog-to-Digital Converter (ADC) | • | • | • | • | |
| USB On-The-Go (USB OTG) | • | • | • | • | |
| Four-channel Direct-Memory Access (DMA) | • | • | • | • | |
| Software Watchdog Timer (WDT) | • | • | • | • | |
| Secondary Watchdog Timer | • | • | • | • | |
| Two-channel Periodic Interrupt Timer (PIT) | 2 | 2 | 2 | 2 | |
| Four-Channel General Purpose Timer (GPT) | • • | | • | • | |
| 32-bit DMA Timers | 4 | 4 | 4 | 4 | |
| QSPI | • | • | • | • | |
| UART(s) | 2 | 2 (64 LQFP/QFN and 81 MAPBGA) 3 (100 LQFP) | 2 | 2 | |
| I ² C | 2 | 2 | 2 | 2 | |
| Eight/Four-channel 8/16-bit PWM Timer | • | • | • | • | |
| General Purpose I/O Module (GPIO) | • | • | • | • | |
| Chip Configuration and Reset Controller Module | • | • | • | • | |
| Background Debug Mode (BDM) | • | • | • | • | |
| JTAG - IEEE 1149.1 Test Access Port ¹ | • | • | • | • | |
| Package | 64 LQFP/QFN 81 MAPBGA | 64 LQFP/QFN 81 MAPBGA 100 LQFP | 64 LQFP | 64 LQFP | |

The full debug/trace interface is available only on the 100-pin packages. A reduced debug interface is bonded on smaller packages.



1.1 Block Diagram

Figure 1 shows a top-level block diagram of the device. Package options for this family are described later in this document.




Figure 1. Block Diagram



1.2 Features

1.2.1 Feature Overview

The MCF52211 family includes the following features:

- Version 2 ColdFire variable-length RISC processor core
 - Static operation
 - 32-bit address and data paths on-chip
 - Up to 80 MHz processor core frequency
 - 40 MHz and 33 MHz off-platform bus frequency
 - Sixteen general-purpose, 32-bit data and address registers
 - Implements ColdFire ISA_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA_A+)
 - Multiply-Accumulate (MAC) unit with 32-bit accumulator to support $16 \times 16 \rightarrow 32$ or $32 \times 32 \rightarrow 32$ operations
- System debug support
 - Real-time trace for determining dynamic execution path
 - Background debug mode (BDM) for in-circuit debugging (DEBUG B+)
 - Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
- On-chip memories
 - Up to 16-Kbyte dual-ported SRAM on CPU internal bus, supporting core and DMA access with standby power supply support
 - Up to 128 Kbytes of interleaved flash memory supporting 2-1-1-1 accesses
- Power management
 - Fully static operation with processor sleep and whole chip stop modes
 - Rapid response to interrupts from the low-power sleep mode (wake-up feature)
 - Clock enable/disable for each peripheral when not used (except backup watchdog timer)
 - Software controlled disable of external clock output for low-power consumption
- Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller
 - Full-speed / low-speed host controller
 - USB 1.1 and 2.0 compliant full-speed / low speed device controller
 - 16 bidirectional end points
 - DMA or FIFO data stream interfaces
 - Low power consumption
 - OTG protocol logic
- Three universal asynchronous/synchronous receiver transmitters (UARTs)
 - 16-bit divider for clock generation
 - Interrupt control logic with maskable interrupts
 - DMA support
 - Data formats can be 5, 6, 7 or 8 bits with even, odd, or no parity
 - Up to two stop bits in 1/16 increments
 - Error-detection capabilities
 - Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
 - Transmit and receive FIFO buffers
- Two I²C modules



- Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
- Fully compatible with industry-standard I²C bus
- Master and slave modes support multiple masters
- Automatic interrupt generation with programmable level
- Queued serial peripheral interface (QSPI)
 - Full-duplex, three-wire synchronous transfers
 - Up to four chip selects available
 - Master mode operation only
 - Programmable bit rates up to half the CPU clock frequency
 - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
 - Eight analog input channels
 - 12-bit resolution
 - Minimum 1.125 μs conversion time
 - Simultaneous sampling of two channels for motor control applications
 - Single-scan or continuous operation
 - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit
 - Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
 - 12.5 ns resolution at 80 MHz
 - Programmable sources for clock input, including an external clock option
 - Programmable prescaler
 - Input capture capability with programmable trigger edge on input pin
 - Output compare with programmable mode for the output pin
 - Free run and restart modes
 - Maskable interrupts on input capture or output compare
 - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
 - 16-bit architecture
 - Programmable prescaler
 - Output pulse-widths variable from microseconds to seconds
 - Single 16-bit input pulse accumulator
 - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
 - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
 - Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
 - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
 - Programmable period and duty cycle
 - Programmable enable/disable for each channel
 - Software selectable polarity for each channel
 - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
 - Programmable center or left aligned outputs on individual channels
 - Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
 - Emergency shutdown



- Two periodic interrupt timers (PITs)
 - 16-bit counter
 - Selectable as free running or count down
- Real-Time Clock (RTC)
 - Maintains system time-of-day clock
 - Provides stopwatch and alarm interrupt functions
- Software watchdog timer
 - 32-bit counter
 - Low-power mode support
- Backup watchdog timer (BWT)
 - Independent timer that can be used to help software recover from runaway code
 - 16-bit counter
 - Low-power mode support
- Clock generation features
 - Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options
 - Trimmed relaxation oscillator
 - Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range
 - System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator
 - Low power modes supported
 - 2^n ($0 \le n \le 15$) low-power divider for extremely low frequency operation
- Interrupt controller
 - Uniquely programmable vectors for all interrupt sources
 - Fully programmable level and priority for all peripheral interrupt sources
 - Seven external interrupt signals with fixed level and priority
 - Unique vector number for each interrupt source
 - Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
 - Support for hardware and software interrupt acknowledge (IACK) cycles
 - Combinatorial path to provide wake-up from low-power modes
- DMA controller
 - Four fully programmable channels
 - Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4×32-bit) burst transfers
 - Source/destination address pointers that can increment or remain constant
 - 24-bit byte transfer counter per channel
 - Auto-alignment transfers supported for efficient block movement
 - Bursting and cycle-steal support
 - Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)
- Reset
 - Separate reset in and reset out signals
 - Seven sources of reset:
 - Power-on reset (POR)
 - External
 - Software
 - Watchdog
 - Loss of clock / loss of lock



- Low-voltage detection (LVD)
- JTAG
- Status flag indication of source of last reset
- Chip configuration module (CCM)
 - System configuration during reset
 - Selects one of six clock modes
 - Configures output pad drive strength
 - Unique part identification number and part revision number
- General purpose I/O interface
 - Up to 56 bits of general purpose I/O
 - Bit manipulation supported via set/clear functions
 - Programmable drive strengths
 - Unused peripheral pins may be used as extra GPIO
- JTAG support for system level board testing

1.2.2 V2 Core Overview

The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction execution and calculates operand effective addresses, if needed.

The V2 core implements the ColdFire instruction set architecture revision A+ with support for a separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the core includes the multiply-accumulate (MAC) unit for improved signal processing capabilities. The MAC implements a three-stage arithmetic pipeline, optimized for 16x16 bit operations, with support for one 32-bit accumulator. Supported operands include 16- and 32-bit signed and unsigned integers, signed fractional operands, and a complete set of instructions to process these data types. The MAC provides support for execution of DSP operations within the context of a single processor at a minimal hardware cost.

1.2.3 Integrated Debug Module

The ColdFire processor core debug interface is provided to support system debugging with low-cost debug and emulator development tools. Through a standard debug interface, access to debug information and real-time tracing capability is provided on 100-lead packages. This allows the processor and system to be debugged at full speed without the need for costly in-circuit emulators.

The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an address mask register, a data and a data mask register, four PC registers, and one PC mask register. These registers can be accessed through the dedicated debug serial communication channel or from the processor's supervisor mode programming model. The breakpoint registers can be configured to generate triggers by combining the address, data, and PC conditions in a variety of single- or dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception. This device implements revision B+ of the ColdFire Debug Architecture.

The processor's interrupt servicing options during emulator mode allow real-time critical interrupt service routines to be serviced while processing a debug interrupt event. This ensures the system continues to operate even during debugging.

To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining processor activity at the CPU's clock rate. The device includes a new debug signal, ALLPST. This signal is the logical AND of the processor status (PST[3:0]) signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).

Freescale Semiconductor 8

MCF52211 ColdFire Microcontroller, Rev. 2



The full debug/trace interface is available only on the 100-pin packages. However, every product features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.

1.2.4 JTAG

The processor supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a 256-bit boundary-scan register, and a 32-bit ID register). The boundary scan register links the device's pins into one shift register. Test logic, implemented using static logic design, is independent of the device system logic.

The device implementation can:

- Perform boundary-scan operations to test circuit board electrical continuity
- Sample system pins during operation and transparently shift out the result in the boundary scan register
- Bypass the device for a given circuit board test by effectively reducing the boundary-scan register to a single bit
- Disable the output drive to pins during circuit-board testing
- Drive output pins to stable levels

1.2.5 On-Chip Memories

1.2.5.1 SRAM

The dual-ported SRAM module provides a general-purpose 8- or 16-Kbyte memory block that the ColdFire core can access in a single cycle. The location of the memory block can be set to any 8- or 16-Kbyte boundary within the 4-Gbyte address space. This memory is ideal for storing critical code or data structures and for use as the system stack. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

1.2.5.2 Flash Memory

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with up to four banks of 16-Kbyte×16-bit flash memory arrays to generate up to 128 Kbytes of 32-bit flash memory. These electrically erasable and programmable arrays serve as non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller that supports interleaved accesses from the 2-cycle flash memory arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash memory programming interface that allows the flash memory to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips.

1.2.6 Power Management

The device incorporates several low-power modes of operation entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point. The RAM standby switch provides power to RAM when the supply voltage to the chip falls below the standby battery voltage.



1.2.7 USB On-The-Go Controller

The device includes a Universal Serial Bus On-The-Go (USB OTG) dual-mode controller. USB is a popular standard for connecting peripherals and portable consumer electronic devices such as digital cameras and handheld computers to host PCs. The OTG supplement to the USB specification extends USB to peer-to-peer application, enabling devices to connect directly to each other without the need for a PC. The dual-mode controller on the device can act as a USB OTG host and as a USB device. It also supports full-speed and low-speed modes.

1.2.8 **UARTs**

The device has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.

1.2.9 I²C Bus

The processor includes two I²C modules. The I²C bus is an industry-standard, two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange and minimizes the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices.

1.2.10 QSPI

The queued serial peripheral interface (QSPI) provides a synchronous serial peripheral interface with queued transfer capability. It allows up to 16 transfers to be queued at once, minimizing the need for CPU intervention between transfers.

1.2.11 Fast ADC

The fast ADC consists of an eight-channel input select multiplexer and two independent sample and hold (S/H) circuits feeding separate 12-bit ADCs. The two separate converters store their results in accessible buffers for further processing.

The ADC can be configured to perform a single scan and halt, a scan when triggered, or a programmed scan sequence repeatedly until manually stopped.

The ADC can be configured for sequential or simultaneous conversion. When configured for sequential conversions, up to eight channels can be sampled and stored in any order specified by the channel list register. Both ADCs may be required during a scan, depending on the inputs to be sampled.

During a simultaneous conversion, both S/H circuits are used to capture two different channels at the same time. This configuration requires that a single channel may not be sampled by both S/H circuits simultaneously.

Optional interrupts can be generated at the end of the scan sequence if a channel is out of range (measures below the low threshold limit or above the high threshold limit set in the limit registers) or at several different zero crossing conditions.

1.2.12 DMA Timers (DTIM0-DTIM3)

There are four independent, DMA transfer capable 32-bit timers (DTIM0, DTIM1, DTIM2, and DTIM3) on the device. Each module incorporates a 32-bit timer with a separate register set for configuration and control. The timers can be configured to operate from the system clock or from an external clock source using one of the DTINn signals. If the system clock is selected, it can be divided by 16 or 1. The input clock is further divided by a user-programmable 8-bit prescaler that clocks the actual timer counter register (TCRn). Each of these timers can be configured for input capture or reference (output) compare mode. Timer events may optionally cause interrupt requests or DMA transfers.



1.2.13 General Purpose Timer (GPT)

The general purpose timer (GPT) is a four-channel timer module consisting of a 16-bit programmable counter driven by a seven-stage programmable prescaler. Each of the four channels can be configured for input capture or output compare. Additionally, channel three, can be configured as a pulse accumulator.

A timer overflow function allows software to extend the timing capability of the system beyond the 16-bit range of the counter. The input capture and output compare functions allow simultaneous input waveform measurements and output waveform generation. The input capture function can capture the time of a selected transition edge. The output compare function can generate output waveforms and timer software delays. The 16-bit pulse accumulator can operate as a simple event counter or a gated time accumulator.

1.2.14 Periodic Interrupt Timers (PIT0 and PIT1)

The two periodic interrupt timers (PIT0 and PIT1) are 16-bit timers that provide interrupts at regular intervals with minimal processor intervention. Each timer can count down from the value written in its PIT modulus register or it can be a free-running down-counter

1.2.15 Real-Time Clock (RTC)

The Real-Time Clock (RTC) module maintains the system (time-of-day) clock and provides stopwatch, alarm, and interrupt functions. It includes full clock features: seconds, minutes, hours, days and supports a host of time-of-day interrupt functions along with an alarm interrupt.

1.2.16 Pulse-Width Modulation (PWM) Timers

The device has an 8-channel, 8-bit PWM timer. Each channel has a programmable period and duty cycle as well as a dedicated counter. Each of the modulators can create independent continuous waveforms with software-selectable duty rates from 0% to 100%. The timer supports PCM mode, which results in superior signal quality when compared to that of a conventional PWM. The PWM outputs have programmable polarity, and can be programmed as left aligned outputs or center aligned outputs. For higher period and duty cycle resolution, each pair of adjacent channels ([7:6], [5:4], [3:2], and [1:0]) can be concatenated to form a single 16-bit channel. The module can, therefore, be configured to support 8/0, 6/1, 4/2, 2/3, or 0/4 8-/16-bit channels.

1.2.17 Software Watchdog Timer

The watchdog timer is a 32-bit timer that facilitates recovery from runaway code. The watchdog counter is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown.

1.2.18 Backup Watchdog Timer

The backup watchdog timer is an independent 16-bit timer that, like the software watchdog timer, facilitates recovery from runaway code. This timer is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown. The backup watchdog timer can be clocked by either the relaxation oscillator or the system clock.

1.2.19 Phase-Locked Loop (PLL)

The clock module contains a crystal oscillator, 8 MHz on-chip relaxation oscillator (OCO), phase-locked loop (PLL), reduced frequency divider (RFD), low-power divider status/control registers, and control logic. To improve noise immunity, the PLL, crystal oscillator, and relaxation oscillator have their own power supply inputs: VDDPLL and VSSPLL. All other circuits are powered by the normal supply pins, VDD and VSS.



1.2.20 Interrupt Controller (INTC)

The device has a single interrupt controller that supports up to 63 interrupt sources. There are 56 programmable sources, 49 of which are assigned to unique peripheral interrupt requests. The remaining seven sources are unassigned and may be used for software interrupt requests.

1.2.21 DMA Controller

The direct memory access (DMA) controller provides an efficient way to move blocks of data with minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCRn[START] bit or by the occurrence of certain UART or DMA timer events.

1.2.22 Reset

The reset controller determines the source of reset, asserts the appropriate reset signals to the system, and keeps track of what caused the last reset. There are seven sources of reset:

- External reset input
- Power-on reset (POR)
- Watchdog timer
- Phase locked-loop (PLL) loss of lock / loss of clock
- Software
- Low-voltage detector (LVD)
- JTAG

Control of the LVD and its associated reset and interrupt are managed by the reset controller. Other registers provide status flags indicating the last source of reset and a control bit for software assertion of the RSTO pin.

1.2.23 GPIO

Nearly all pins on the device have general purpose I/O capability and are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pin.

1.2.24 Part Numbers and Packaging

This product is RoHS-compliant. Refer to the product page at freescale.com or contact your sales office for up-to-date RoHS information.

Table 2. Orderable Part Number Summary

| Freescale Part Number | Description | Speed (MHz) | Flash/SRAM (Kbytes) | Package | Temp range (°C) |
|--------------------------|-----------------------------------|----------------|------------------------|-----------|-----------------|
| MCF52210CAE66 | MCF52210 Microcontroller, 2 UARTs | 66 | 64 / 16 | 64 LQFP | -40 to +85 |
| MCF52210CEP66 | MCF52210 Microcontroller, 2 UARTs | 66 | 64 / 16 | 64 QFN | -40 to +85 |
| MCF52210CVM66 | MCF52210 Microcontroller, 2 UARTs | 66 | 64 / 16 | 81 MAPBGA | -40 to +85 |
| MCF52210CVM80 | MCF52210 Microcontroller, 2 UARTs | 80 | 64 / 16 | 81 MAPBGA | -40 to +85 |
| MCF52211CAE66 | MCF52211 Microcontroller, 2 UARTs | 66 | 128 / 16 | 64 LQFP | -40 to +85 |
| MCF52211CAF80 | MCF52211 Microcontroller, 3 UARTs | 80 | 128 / 16 | 100 LQFP | -40 to +85 |
| MCF52211CEP66 | MCF52211 Microcontroller, 2 UARTs | 66 | 128 / 16 | 64 QFN | -40 to +85 |

MCF52211 ColdFire Microcontroller, Rev. 2



Table 2. Orderable Part Number Summary (continued)

| Freescale Part Number | Description | Speed (MHz) | Flash/SRAM (Kbytes) | Package | Temp range (°C) |
|--------------------------|-----------------------------------|----------------|------------------------|-----------|-----------------|
| MCF52211CVM66 | MCF52211 Microcontroller, 2 UARTs | 66 | 128 / 16 | 81 MAPBGA | -40 to +85 |
| MCF52211CVM80 | MCF52211 Microcontroller, 2 UARTs | 80 | 128 / 16 | 81 MAPBGA | -40 to +85 |
| MCF52212CAE50 | MCF52212 Microcontroller, 2 UARTs | 50 | 64 / 8 | 64 LQFP | -40 to +85 |
| MCF52212AE50 | MCF52212 Microcontroller, 2 UARTs | 50 | 64 / 8 | 64 LQFP | 0 to +70 |
| MCF52213CAE50 | MCF52213 Microcontroller, 2 UARTs | 50 | 128 / 8 | 64 LQFP | -40 to +85 |
| MCF52213AE50 | MCF52213 Microcontroller, 2 UARTs | 50 | 128 / 8 | 64 LQFP | 0 to +70 |



Table 2 shows the pinout configuration for the 100 LQFP.




Figure 2. 100 LQFP Pin Assignments



Figure 3 shows the pinout configuration for the 81 MAPBGA.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|---|-----------------|----------|-----------------|----------|-----------------|-----------------|------------------|---------------------|------------------|
| Α | V_{SS} | UTXD1 | RSTI | ĪRQ5 | ĪRQ3 | ALLPST | TDO | TMS | V_{SS} |
| В | URTS1 | URXD1 | RSTO | ĪRQ6 | ĪRQ2 | TRST | TDI | V _{DD} PLL | EXTAL |
| С | UCTS0 | TEST | UCTS1 | ĪRQ7 | ĪRQ4 | ĪRQ1 | TCLK | V _{SS} PLL | XTAL |
| D | URXD0 | UTXD0 | URTS0 | V_{SS} | V _{DD} | V_{SS} | PWM7 | GPT3 | GPT2 |
| Е | SCL | SDA | V _{DD} | V_{DD} | V _{DD} | V _{DD} | V _{DD} | PWM5 | GPT1 |
| F | QSPI_CS3 | QSPI_CS2 | QSPI_DIN | V_{SS} | V _{DD} | V_{SS} | GPT0 | V_{STBY} | AN4 |
| G | QSPI_DOUT | QSPI_CLK | RCON | DTIN1 | CLKMOD0 | AN2 | AN3 | AN5 | AN6 |
| Н | QSPI_CS0 | QSPI_CS1 | DTIN3 | DTIN0 | CLKMOD1 | AN1 | V _{SSA} | V_{DDA} | AN7 |
| J | V _{SS} | JTAG_EN | DTIN2 | PWM3 | PWM1 | AN0 | V _{RL} | V _{RH} | V _{SSA} |

Figure 3. 81 MAPBGA Pin Assignments



Figure 4 shows the pinout configuration for the 64 LQFP and 64 QFN.




Figure 4. 64 LQFP and 64 QFN Pin Assignments

MCF52211 ColdFire Microcontroller, Rev. 2



17

Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

Table 3. Pin Functions by Primary and Alternate Purpose

| Pin Group | Primary Function | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control ¹ | Slew Rate / Control ¹ | Pull-up / Pull-down ² | Pin on 100 LQFP | Pin on 81 MAPBGA | Pin on 64 LQFP/QFN |
|------------------|---------------------|-----------------------|----------------------|------------------------|---|-------------------------------------|-------------------------------------|--------------------|---------------------|-----------------------|
| ADC | AN7 | _ | _ | GPIO | Low | FAST | _ | 51 | H9 | 33 |
| | AN6 | _ | _ | GPIO | Low | FAST | _ | 52 | G9 | 34 |
| | AN5 | _ | _ | GPIO | Low | FAST | _ | 53 | G8 | 35 |
| | AN4 | _ | _ | GPIO | Low | FAST | _ | 54 | F9 | 36 |
| | AN3 | _ | _ | GPIO | Low | FAST | _ | 46 | G7 | 28 |
| | AN2 | _ | _ | GPIO | Low | FAST | _ | 45 | G6 | 27 |
| | AN1 | _ | _ | GPIO | Low | FAST | _ | 44 | H6 | 26 |
| | AN0 | _ | _ | GPIO | Low | FAST | _ | 43 | J6 | 25 |
| | SYNCA ³ | _ | _ | _ | N/A | N/A | _ | _ | _ | _ |
| | SYNCB ³ | _ | _ | _ | N/A | N/A | _ | _ | _ | _ |
| | VDDA | _ | _ | _ | N/A | N/A | _ | 50 | H8 | 32 |
| | VSSA | _ | _ | _ | N/A | N/A | _ | 47 | H7, J9 | 29 |
| | VRH | _ | _ | _ | N/A | N/A | _ | 49 | J8 | 31 |
| | VRL | _ | _ | _ | N/A | N/A | _ | 48 | J7 | 30 |
| Clock | EXTAL | _ | _ | _ | N/A | N/A | _ | 73 | B9 | 47 |
| Generation | XTAL | _ | _ | _ | N/A | N/A | _ | 72 | C9 | 46 |
| | VDDPLL | _ | _ | _ | N/A | N/A | _ | 74 | B8 | 48 |
| | VSSPLL | _ | _ | _ | N/A | N/A | _ | 71 | C8 | 45 |
| Debug Data | ALLPST | _ | _ | _ | High | FAST | _ | 86 | A6 | 55 |
| | DDATA[3:0] | _ | _ | GPIO | High | FAST | _ | 84,83,78,77 | _ | _ |
| | PST[3:0] | _ | _ | GPIO | High | FAST | _ | 70,69,66,65 | _ | _ |
| I ² C | SCL | USB_DMI | UTXD2 | GPIO | PDSR[0] | PSRR[0] | pull-up ⁴ | 10 | E1 | 8 |
| _ | SDA | USB_DPI | URXD2 | GPIO | PDSR[0] | PSRR[0] | pull-up ⁴ | 11 | E2 | 9 |



Table 3. Pin Functions by Primary and Alternate Purpose (continued)

| Pin Group | Primary Function | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control ¹ | Slew Rate / Control ¹ | Pull-up / Pull-down ² | Pin on 100 LQFP | Pin on 81 MAPBGA | Pin on 64 LQFP/QFN |
|------------------------|---------------------|-----------------------|----------------------|------------------------|---|-------------------------------------|-------------------------------------|--------------------|---------------------|-----------------------|
| Interrupts | ĪRQ7 | _ | _ | GPIO | Low | FAST | _ | 95 | C4 | 58 |
| | ĪRQ6 | _ | _ | GPIO | Low | FAST | _ | 94 | B4 | _ |
| | ĪRQ5 | _ | _ | GPIO | Low | FAST | _ | 91 | A4 | _ |
| | ĪRQ4 | _ | _ | GPIO | Low | FAST | _ | 90 | C5 | 57 |
| | ĪRQ3 | _ | _ | GPIO | Low | FAST | _ | 89 | A5 | _ |
| | ĪRQ2 | _ | _ | GPIO | Low | FAST | _ | 88 | B5 | _ |
| | ĪRQ1 | SYNCA | USB_ALT_CL K | GPIO | High | FAST | pull-up ⁴ | 87 | C6 | 56 |
| JTAG/BDM | JTAG_EN | _ | _ | _ | N/A | N/A | pull-down | 26 | J2 | 17 |
| | TCLK/ PSTCLK | CLKOUT | _ | _ | High | FAST | pull-up ⁵ | 64 | C7 | 44 |
| | TDI/DSI | _ | _ | _ | N/A | N/A | pull-up ⁵ | 79 | B7 | 50 |
| | TDO/DSO | _ | _ | _ | High | FAST | _ | 80 | A7 | 51 |
| | TMS /BKPT | _ | _ | _ | N/A | N/A | pull-up ⁵ | 76 | A8 | 49 |
| | TRST /DSCLK | _ | _ | _ | N/A | N/A | pull-up ⁵ | 85 | B6 | 54 |
| Mode | CLKMOD0 | _ | _ | _ | N/A | N/A | pull-down ⁶ | 40 | G5 | 24 |
| Selection ⁶ | CLKMOD1 | _ | _ | _ | N/A | N/A | pull-down ⁶ | 39 | H5 | _ |
| | RCON/ EZPCS | _ | _ | _ | N/A | N/A | pull-up | 21 | G3 | 16 |

Table 3. Pin Functions by Primary and Alternate Purpose (continued)

| Pin Group | Primary Function | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control ¹ | Slew Rate / Control ¹ | Pull-up / Pull-down ² | Pin on 100 LQFP | Pin on 81 MAPBGA | Pin on 64 LQFP/QFN |
|--------------------|---------------------|-----------------------|----------------------|------------------------|---|-------------------------------------|-------------------------------------|--------------------|---------------------|-----------------------|
| QSPI | QSPI_DIN/ EZPD | _ | URXD1 | GPIO | PDSR[2] | PSRR[2] | _ | 16 | F3 | 12 |
| | QSPI_DOUT/ EZPQ | _ | UTXD1 | GPIO | PDSR[1] | PSRR[1] | _ | 17 | G1 | 13 |
| | QSPI_CLK/ EZPCK | SCL | URTS1 | GPIO | PDSR[3] | PSRR[3] | pull-up ⁸ | 18 | G2 | 14 |
| | QSPI_CS3 | SYNCA | _ | GPIO | PDSR[7] | PSRR[7] | pull-up/pull- down ⁷ | 12 | F1 | _ |
| | QSPI_CS2 | _ | _ | GPIO | PDSR[6] | PSRR[6] | pull-up/pull- down ⁷ | 13 | F2 | _ |
| | QSPI_CS1 | _ | _ | GPIO | PDSR[5] | PSRR[5] | _ | 19 | H2 | _ |
| | QSPI_CS0 | SDA | UCTS1 | GPIO | PDSR[4] | PSRR[4] | pull-up ⁸ | 20 | H1 | 15 |
| Reset ⁹ | RSTI | _ | _ | _ | N/A | N/A | pull-up ⁹ | 96 | А3 | 59 |
| | RSTO | _ | _ | _ | high | FAST | _ | 97 | В3 | 60 |
| Test | TEST | _ | _ | _ | N/A | N/A | pull-down | 5 | C2 | 3 |
| Timers, 16-bit | GPT3 | _ | PWM7 | GPIO | PDSR[23] | PSRR[23] | pull-up ¹⁰ | 63 | D7 | _ |
| | GPT2 | _ | PWM5 | GPIO | PDSR[22] | PSRR[22] | pull-up ¹⁰ | 58 | E8 | _ |
| | GPT1 | _ | PWM3 | GPIO | PDSR[21] | PSRR[21] | pull-up ¹⁰ | 33 | J4 | _ |
| | GPT0 | _ | PWM1 | GPIO | PDSR[20] | PSRR[20] | pull-up ¹⁰ | 38 | J5 | _ |
| Timers, 32-bit | DTIN3 | DTOUT3 | PWM6 | GPIO | PDSR[19] | PSRR[19] | _ | 32 | НЗ | 19 |
| | DTIN2 | DTOUT2 | PWM4 | GPIO | PDSR[18] | PSRR[18] | _ | 31 | J3 | 18 |
| | DTIN1 | DTOUT1 | PWM2 | GPIO | PDSR[17] | PSRR[17] | _ | 37 | G4 | 23 |
| | DTIN0 | DTOUT0 | PWM0 | GPIO | PDSR[16] | PSRR[16] | _ | 36 | H4 | 22 |
| UART 0 | UCTS0 | _ | _ | GPIO | PDSR[11] | PSRR[11] | _ | 6 | C1 | 4 |
| | URTS0 | _ | _ | GPIO | PDSR[10] | PSRR[10] | _ | 9 | D3 | 7 |
| | URXD0 | RTC_EXTAL | _ | GPIO | PDSR[9] | PSRR[9] | _ | 7 | D1 | 5 |
| | UTXD0 | RTC_XTAL | _ | GPIO | PDSR[8] | PSRR[8] | _ | 8 | D2 | 6 |

MCF52211 ColdFire Microcontroller, Rev. 2

MCF52211 ColdFire Microcontroller, Rev.



Table 3. Pin Functions by Primary and Alternate Purpose (continued)

| Pin Group | Primary Function | Secondary Function | Tertiary Function | Quaternary Function | Drive Strength / Control ¹ | Slew Rate / Control ¹ | Pull-up / Pull-down ² | Pin on 100 LQFP | Pin on 81 MAPBGA | Pin on 64 LQFP/QFN |
|--------------|---------------------|-----------------------|----------------------|------------------------|---|-------------------------------------|-------------------------------------|---|--------------------------|-----------------------|
| UART 1 | UCTS1 | SYNCA | URXD2 | GPIO | PDSR[15] | PSRR[15] | _ | 98 | C3 | 61 |
| | URTS1 | SYNCB | UTXD2 | GPIO | PDSR[14] | PSRR[14] | _ | 4 | B1 | 2 |
| | URXD1 | _ | _ | GPIO | PDSR[13] | PSRR[13] | _ | 100 | B2 | 63 |
| | UTXD1 | _ | _ | GPIO | PDSR[12] | PSRR[12] | _ | 99 | A2 | 62 |
| UART 2 | UCTS2 | _ | _ | GPIO | PDSR[27] | PSRR[27] | _ | 27 | _ | _ |
| | URTS2 | _ | _ | GPIO | PDSR[26] | PSRR[26] | _ | 30 | _ | _ |
| | URXD2 | _ | _ | GPIO | PDSR[25] | PSRR[25] | _ | 28 | _ | _ |
| | UTXD2 | _ | _ | GPIO | PDSR[24] | PSRR[24] | _ | 29 | _ | _ |
| VSTBY | VSTBY | _ | _ | _ | N/A | N/A | _ | 55 | F8 | 37 |
| USB | VDDUSB | _ | _ | _ | N/A | N/A | _ | 62 | D8 | 43 |
| | VSSUSB | _ | _ | _ | N/A | N/A | _ | 59 | F7 | 40 |
| | USB_DM | _ | _ | _ | N/A | N/A | _ | 61 | D9 | 42 |
| | USB_DP | _ | _ | _ | N/A | N/A | _ | 60 | E9 | 41 |
| VDD | VDD | _ | _ | _ | N/A | N/A | _ | 1,2,14,22, 23,34,41, 57,68,81,93 | D5,E3–E7, F5 | 1,10,20,39,5 2 |
| VSS | VSS | _ | _ | _ | N/A | N/A | _ | 3,15,24,25,3 5,42,56, 67,75,82,92 | A1,A9,D4,D 6,F4,F6,J1 | 11,21,38, 53,64 |

The PDSR and PSSR registers are described in the General Purpose I/O chapter. All programmable signals default to 2 mA drive and FAST slew rate in normal (single-chip) mode.
 All signals have a pull-up in GPIO mode.
 These signals are multiplexed on other pins.

For primary and GPIO functions only.
 Only when JTAG mode is enabled.
 CLKMOD0 and CLKMOD1 have internal pull-down resistors; however, the use of external resistors is very strongly recommended.

When these pins are configured for USB signals, they should use the USB transceiver's internal pull-up/pull-down resistors (see the description of the OTG_CTRL register). If these pins are not configured for USB signals, each pin should be pulled down externally using a 10 kΩ resistor.

For secondary and GPIO functions only.
 RSTI has an internal pull-up resistor; however, the use of an external resistor is very strongly recommended.
 For GPIO function. Primary Function has pull-up control within the GPT module.



1.3 **Reset Signals**

Table 4 describes signals used to reset the chip or as a reset indication.

Table 4. Reset Signals

| Signal Name | Abbreviation | Function | I/O |
|-------------|--------------|---|-----|
| Reset In | | Primary reset input to the device. Asserting RSTI for at least 8 CPU clock cycles immediately resets the CPU and peripherals. | I |
| Reset Out | RSTO | Driven low for 1024 CPU clocks after the reset source has deasserted. | 0 |

PLL and Clock Signals 1.4

Table 5 describes signals used to support the on-chip clock generation circuitry.

Table 5. PLL and Clock Signals

| Signal Name | Abbreviation | Function | I/O |
|-------------------|--------------|--|-----|
| External Clock In | EXTAL | Crystal oscillator or external clock input except when the on-chip relaxation oscillator is used. | Ι |
| Crystal | | Crystal oscillator output except when CLKMOD0=0, then sampled as part of the clock mode selection mechanism. | 0 |
| Clock Out | CLKOUT | This output signal reflects the internal system clock. | 0 |

1.5 **Mode Selection**

Table 6 describes signals used in mode selection; Table 7 describes the particular clocking modes.

Table 6. Mode Selection Signals

| Signal Name | Abbreviation | Function | I/O |
|----------------------|--------------|--|-----|
| Clock Mode Selection | CLKMOD[1:0] | Selects the clock boot mode. | I |
| Reset Configuration | RCON | The Serial Flash Programming mode is entered by asserting the \overline{RCON} pin (with the TEST pin negated) as the chip comes out of reset. During this mode, the EzPort has access to the flash memory which can be programmed from an external device. | |
| Test | TEST | Reserved for factory testing only and in normal modes of operation should be connected to VSS to prevent unintentional activation of test functions. | I |

Table 7. Clocking Modes

| CLKMOD[1:0] | XTAL | Configure the clock mode. |
|-------------|------|---|
| 00 | 0 | PLL disabled, clock driven by external oscillator |
| 00 | 1 | PLL disabled, clock driven by on-chip oscillator |

MCF52211 ColdFire Microcontroller, Rev. 2 Freescale Semiconductor 21



Table 7. Clocking Modes (continued)

| CLKMOD[1:0] | XTAL | Configure the clock mode. |
|-------------|------|--|
| 01 | N/A | PLL disabled, clock driven by crystal |
| 10 | 0 | PLL in normal mode, clock driven by external oscillator ¹ |
| 10 | 1 | Reserved ² |
| 11 | N/A | PLL in normal mode, clock driven by crystal |

The PLL pre-divider (CCHR+1) reset value is 6 and the PLL input reference range is 2–10 MHz, so in order to boot with the PLL enabled, the external clock or crystal frequency needs to be greater than 12 MHz. MCF5221x devices cannot boot with PLL enabled from an external clock or crystal oscillator with frequency less than 12 MHz. This constraint does not apply to booting with PLL disabled.

1.6 External Interrupt Signals

Table 8 describes the external interrupt signals.

Table 8. External Interrupt Signals

| Signal Name | Abbreviation | Function | I/O |
|---------------------|--------------|-----------------------------|-----|
| External Interrupts | ĪRQ[7:1] | External interrupt sources. | I |

1.7 Queued Serial Peripheral Interface (QSPI)

Table 9 describes the QSPI signals.

Table 9. Queued Serial Peripheral Interface (QSPI) Signals

| Signal Name | Abbreviation | Function | I/O |
|--|--------------|--|-----|
| QSPI Synchronous Serial Output | | Provides the serial data from the QSPI and can be programmed to be driven on the rising or falling edge of QSPI_CLK. | 0 |
| QSPI Synchronous Serial Data Input | QSPI_DIN | Provides the serial data to the QSPI and can be programmed to be sampled on the rising or falling edge of QSPI_CLK. | Ι |
| QSPI Serial Clock | QSPI_CLK | Provides the serial clock from the QSPI. The polarity and phase of QSPI_CLK are programmable. | 0 |
| Synchronous Peripheral Chip Selects | QSPI_CS[3:0] | QSPI peripheral chip select; can be programmed to be active high or low. | 0 |

1.8 USB On-the-Go

This device is compliant with industry standard USB 2.0 specification.

1.9 I²C I/O Signals

Table 10 describes the I²C serial interface module signals.

² Cannot boot from the Internal 8 MHz Relaxation oscillator with the PLL enabled. Refer Note1. Thus this mode has been removed from the table.

23



Table 10. I²C I/O Signals

| Signal Name | Abbreviation | Function | I/O |
|--------------|--------------|---|-----|
| Serial Clock | | Open-drain clock signal for the for the I^2C interface. When the bus is In master mode, this clock is driven by the I^2C module; when the bus is in slave mode, this clock becomes the clock input. | I/O |
| Serial Data | SDAn | Open-drain signal that serves as the data input/output for the I ² C interface. | I/O |

1.10 UART Module Signals

Table 11 describes the UART module signals.

Table 11. UART Module Signals

| Signal Name | Abbreviation | Function | I/O |
|--------------------------------|---------------|---|-----|
| Transmit Serial Data Output | UTXDn | Transmitter serial data outputs for the UART modules. The output is held high (mark condition) when the transmitter is disabled, idle, or in the local loopback mode. Data is shifted out, LSB first, on this pin at the falling edge of the serial clock source. | 0 |
| Receive Serial Data Input | URXDn | Receiver serial data inputs for the UART modules. Data is received on this pin LSB first. When the UART clock is stopped for power-down mode, any transition on this pin restarts the clock. | I |
| Clear-to-Send | <u>UCTS</u> n | Indication to the UART modules that they can begin data transmission. | I |
| Request-to-Send | <u>URTS</u> n | Automatic request-to-send outputs from the UART modules. This signal can also be configured to be asserted and negated as a function of the RxFIFO level. | 0 |

1.11 DMA Timer Signals

Table 12 describes the signals of the four DMA timer modules.

Table 12. DMA Timer Signals

| Signal Name | Abbreviation | Function | 1/0 |
|------------------|--------------|---|-----|
| DMA Timer Input | DTIN | Event input to the DMA timer modules. | I |
| DMA Timer Output | DTOUT | Programmable output from the DMA timer modules. | 0 |

MCF52211 ColdFire Microcontroller, Rev. 2



1.12 ADC Signals

Table 13 describes the signals of the Analog-to-Digital Converter.

Table 13. ADC Signals

| Signal Name | Abbreviation | Function | I/O |
|------------------|------------------|---|-----|
| Analog Inputs | AN[7:0] | Inputs to the analog-to-digital converter. | I |
| Analog Reference | V _{RH} | Reference voltage high and low inputs. | I |
| | V _{RL} | | I |
| Analog Supply | V _{DDA} | Isolate the ADC circuitry from power supply noise. | _ |
| | V _{SSA} | | _ |
| ADC Sync Inputs | SYNCA / SYNCB | These signals can initiate an analog-to-digital conversion process. | I |

1.13 General Purpose Timer Signals

Table 14 describes the general purpose timer signals.

Table 14. GPT Signals

| Signal Name | Abbreviation | Function | I/O |
|---------------------------------------|--------------|---|-----|
| General Purpose Timer Input/Output | GPT[3:0] | Inputs to or outputs from the general purpose timer module. | I/O |

1.14 Pulse Width Modulator Signals

Table 15 describes the PWM signals.

Table 15. PWM Signals

| Signal Name | Abbreviation | Function | I/O |
|---------------------|--------------|--|-----|
| PWM Output Channels | PWM[7:0] | Pulse width modulated output for PWM channels. | 0 |

1.15 Debug Support Signals

These signals are used as the interface to the on-chip JTAG controller and the BDM logic.

Table 16. Debug Support Signals

| Signal Name | Abbreviation | Function | I/O |
|------------------|--------------|---|-----|
| JTAG Enable | JTAG_EN | Select between debug module and JTAG signals at reset. | I |
| Test Reset | TRST | This active-low signal is used to initialize the JTAG logic asynchronously. | I |
| Test Clock | TCLK | Used to synchronize the JTAG logic. | I |
| Test Mode Select | TMS | Used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK. | I |
| Test Data Input | TDI | Serial input for test instructions and data. TDI is sampled on the rising edge of TCLK. | I |

MCF52211 ColdFire Microcontroller, Rev. 2



Table 16. Debug Support Signals (continued)

| Signal Name | Abbreviation | Function | I/O |
|---------------------------------|--------------|---|-----|
| Test Data Output | TDO | Serial output for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK. | 0 |
| Development Serial Clock | DSCLK | Development Serial Clock - Internally synchronized input. (The logic level on DSCLK is validated if it has the same value on two consecutive rising bus clock edges.) Clocks the serial communication port to the debug module during packet transfers. Maximum frequency is PSTCLK/5. At the synchronized rising edge of DSCLK, the data input on DSI is sampled and DSO changes state. | I |
| Breakpoint | ВКРТ | Breakpoint - Input used to request a manual breakpoint. Assertion of BKPT puts the processor into a halted state after the current instruction completes. Halt status is reflected on processor status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality), asserting BKPT generates a debug interrupt exception in the processor. | I |
| Development Serial Input | DSI | Development Serial Input - Internally synchronized input that provides data input for the serial communication port to the debug module, after the DSCLK has been seen as high (logic 1). | I |
| Development Serial Output | DSO | Development Serial Output - Provides serial output communication for debug module responses. DSO is registered internally. The output is delayed from the validation of DSCLK high. | 0 |
| Debug Data | DDATA[3:0] | Display captured processor data and breakpoint status. The CLKOUT signal can be used by the development system to know when to sample DDATA[3:0]. | 0 |
| Processor Status Clock | PSTCLK | Processor Status Clock - Delayed version of the processor clock. Its rising edge appears in the center of valid PST and DDATA output. PSTCLK indicates when the development system should sample PST and DDATA values. If real-time trace is not used, setting CSR[PCD] keeps PSTCLK, and PST and DDATA outputs from toggling without disabling triggers. Non-quiescent operation can be reenabled by clearing CSR[PCD], although the external development systems must resynchronize with the PST and DDATA outputs. PSTCLK starts clocking only when the first non-zero PST value (0xC, 0xD, or 0xF) occurs during system reset exception processing. | 0 |
| Processor Status Outputs | PST[3:0] | Indicate core status. Debug mode timing is synchronous with the processor clock; status is unrelated to the current bus transfer. The CLKOUT signal can be used by the development system to know when to sample PST[3:0]. | 0 |
| All Processor Status Outputs | ALLPST | Logical AND of PST[3:0]. The CLKOUT signal can be used by the development system to know when to sample ALLPST. | 0 |

1.16 EzPort Signal Descriptions

Table 17 contains a list of EzPort external signals.