# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### Freescale

Data Sheet: Technical Data

Document Number: MCF52259 Rev. 5, 5/2012

# MCF52259 ColdFire Microcontroller

# Supports MCF52252, MCF52254, MCF52255, MCF52256, MCF52258, MCF52259

The MCF52259 microcontroller family (MCF52252, MCF52254, MCF52255, MCF52256, MCF52258, and MCF52259 devices) is a member of the ColdFire family of reduced instruction set computing (RISC) microprocessors.

This document provides an overview of the 32-bit MCF52259 microcontroller, focusing on its highly integrated and diverse feature set.

This 32-bit device is based on the Version 2 ColdFire core operating at a frequency up to 80 MHz, offering high performance and low power consumption. On-chip memories connected tightly to the processor core include up to 512 KB of flash memory and 64 KB of static random access memory (SRAM). On-chip modules include:

- V2 ColdFire core delivering 76 MIPS (Dhrystone 2.1) at 80 MHz running from internal flash memory with Enhanced Multiply Accumulate (MAC) Unit and hardware divider
- Cryptography Acceleration Unit (CAU).
- Fast Ethernet controller (FEC)
- Mini-FlexBus external bus interface available on 144 pin packages
- Universal Serial Bus On-The-Go (USBOTG)
- USB Transceiver
- FlexCAN controller area network (CAN) module
- Three universal asynchronous/synchronous receiver/transmitters (UARTs)
- Two inter-integrated circuit (I2C) bus interface modules
- Queued serial peripheral interface (QSPI) module
- Eight-channel 12-bit fast analog-to-digital converter (ADC) with simultaneous sampling
- Four-channel direct memory access (DMA) controller
- Four 32-bit input capture/output compare timers with DMA support (DTIM)
- Four-channel general-purpose timer (GPT) capable of input capture/output compare, pulse width modulation

# **MCF52259**



144 LQFP 20 mm x 20 mm

144 MAPBGA 13 mm x 13 mm



100 LQFP 14 mm x 14 mm

(PWM), pulse-code modulation (PCM), and pulse accumulation

- Eight-channel/Four-channel, 8-bit/16-bit pulse width modulation timer
- Two 16-bit periodic interrupt timers (PITs)
- Real-time clock (RTC) module with 32 kHz crystal
- Programmable software watchdog timer
- Secondary watchdog timer with independent clock
- Interrupt controller capable of handling 57 sources
- Clock module with 8 MHz on-chip relaxation oscillator and integrated phase-locked loop (PLL)
- Test access/debug port (JTAG, BDM)

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



© Freescale, Inc., 2011, 2012. All rights reserved.

# **Table of Contents**

1	Famil	y Configurations
	1.1	Block Diagram
	1.2	Features
2	Electr	rical Characteristics
	2.1	Maximum Ratings
	2.2	Current Consumption
	2.3	Thermal Characteristics
	2.4	Flash Memory Characteristics
	2.5	EzPort Electrical Specifications
	2.6	ESD Protection
	2.7	DC Electrical Specifications
	2.8	Clock Source Electrical Specifications
	2.9	USB Operation

	2.10	Mini-FlexBus External Interface Specifications 32
	2.11	Fast Ethernet Timing Specifications
	2.12	General Purpose I/O Timing
	2.13	Reset Timing
	2.14	I2C Input/Output Timing Specifications
	2.15	Analog-to-Digital Converter (ADC) Parameters 38
	2.16	Equivalent Circuit for ADC Inputs
	2.17	DMA Timers Timing Specifications 40
	2.18	QSPI Electrical Specifications
	2.19	JTAG and Boundary Scan Timing 40
	2.20	Debug AC Timing Specifications
3	Packa	age Information
4	Revis	ion History 45

# **1** Family Configurations


#### Table 1. MCF52259 Family Configurations


Module	52252	52254	52255	52256	52258	52259
Version 2 ColdFire Core with eMAC (Enhanced multiply-accumulate unit) and CAU (Cryptographic acceleration unit)	•	•	•	•	•	•
System Clock	up to 66 c	or 80 MHz <sup>1</sup>	up to 80 MHz <sup>1</sup>	up to 66 o	r 80 MHz <sup>1</sup>	up to 80 MHz <sup>1</sup>
Performance (Dhrystone 2.1 MIPS)			up to 6	63 or 76		1
Flash	256 KB	512 KB	512 KB	256 KB	512 KB	512 KB
Static RAM (SRAM)	32 KB	64 KB	64 KB	32 / 64 KB	64 KB	64 KB
Two Interrupt Controllers (INTC)	•	•	•	•	٠	•
Fast Analog-to-Digital Converter (ADC)	•	•	•	•	٠	•
USB On-The-Go (USB OTG)	•	•	•	•	٠	•
Mini-FlexBus external bus interface	_	—	_	•	٠	•
Fast Ethernet Controller (FEC)	٠	•	•	•	٠	•
Random Number Generator and Cryptographic Acceleration Unit (CAU)	_	_	•	_	_	•
FlexCAN 2.0B Module	Varies	Varies	•	Varies	Varies	•
Four-channel Direct-Memory Access (DMA)	٠	•	•	•	٠	•
Software Watchdog Timer (WDT)	٠	•	•	•	٠	•
Secondary Watchdog Timer	٠	•	•	•	٠	•
Two-channel Periodic Interrupt Timer (PIT)	2	2	2	2	2	2
Four-Channel General Purpose Timer (GPT)	•	•	•	•	٠	•
32-bit DMA Timers	4	4	4	4	4	4
QSPI	•	•	•	•	٠	•
UART(s)	3	3	3	3	3	3
12C	2	2	2	2	2	2
Eight/Four-channel 8/16-bit PWM Timer	٠	•	•	•	٠	•
General Purpose I/O Module (GPIO)	٠	•	•	•	٠	•
Chip Configuration and Reset Controller Module	•	•	•	•	٠	•
Background Debug Mode (BDM)	•	•	•	•	٠	•
JTAG - IEEE 1149.1 Test Access Port	•	•	•	•	•	•
Package		100 LQFP	1	144 LQ	FP or 144 N	APBGA

<sup>1</sup> 66 MHz = 63 MIPS; 80 MHz = 76 MIPS

# 1.1 Block Diagram

Figure 1 shows a top-level block diagram of the device. Package options for this family are described later in this document.





#### 1.2 Features

#### 1.2.1 Feature Overview

The MCF52259 family includes the following features:

- Version 2 ColdFire variable-length RISC processor core
  - Static operation
  - 32-bit address and data paths on-chip

- Up to 80 MHz processor core frequency
- 40 MHz or 33 MHz peripheral bus frequency
- Sixteen general-purpose, 32-bit data and address registers
- Implements ColdFire ISA\_A with extensions to support the user stack pointer register and four new instructions for improved bit processing (ISA\_A+)
- Enhanced Multiply-Accumulate (EMAC) unit with four 32-bit accumulators to support  $16 \times 16 \rightarrow 32$  or  $32 \times 32 \rightarrow 48$  operations
- Cryptographic Acceleration Unit (CAU)
  - Tightly-coupled coprocessor to accelerate software-based encryption and message digest functions
  - Support for DES, 3DES, AES, MD5, and SHA-1 algorithms
- System debug support
  - Real-time trace for determining dynamic execution path
  - Background debug mode (BDM) for in-circuit debugging (DEBUG\_B+)
  - Real-time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) configurable into a 1- or 2-level trigger
- On-chip memories
  - Up to 64 KB dual-ported SRAM on CPU internal bus, supporting core, DMA, and USB access with standby power supply support for the first 16 KB
  - Up to 512 KB of interleaved flash memory supporting 2-1-1-1 accesses
- Power management
  - Fully static operation with processor sleep and whole chip stop modes
  - Rapid response to interrupts from the low-power sleep mode (wake-up feature)
  - Clock enable/disable for each peripheral when not used (except backup watchdog timer)
  - Software controlled disable of external clock output for low-power consumption
- FlexCAN 2.0B module
  - Based on and includes all existing features of the Freescale TouCAN module
  - Full implementation of the CAN protocol specification version 2.0B
    - Standard data and remote frames (up to 109 bits long)
    - Extended data and remote frames (up to 127 bits long)
    - Zero to eight bytes data length
    - Programmable bit rate up to 1 Mbit/s
  - Flexible message buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length each, configurable as Rx or Tx, all supporting standard and extended messages
  - Unused MB space can be used as general purpose RAM space
  - Listen-only mode capability
  - Content-related addressing
  - No read/write semaphores
  - Three programmable mask registers: global for MBs 0–13, special for MB14, and special for MB15
  - Programmable transmit-first scheme: lowest ID or lowest buffer number
  - Time stamp based on 16-bit free-running timer
  - Global network time, synchronized by a specific message
  - Maskable interrupts
- Universal Serial Bus On-The-Go (USB OTG) dual-mode host and device controller
  - Full-speed / low-speed host controller
  - USB 1.1 and 2.0 compliant full-speed / low speed device controller
  - 16 bidirectional end points

#### MCF52259 ColdFire Microcontroller, Rev. 5

- DMA or FIFO data stream interfaces
- Low power consumption
- OTG protocol logic
- Fast Ethernet controller (FEC)
- 10/100 BaseT/TX capability, half duplex or full duplex
- On-chip transmit and receive FIFOs
- Built-in dedicated DMA controller
- Memory-based flexible descriptor rings
- Mini-FlexBus
  - External bus interface available on 144 pin packages
  - Supports glueless interface with 8-bit ROM/flash/SRAM/simple slave peripherals. Can address up to 2 MB of addresses
  - 2 chip selects (FB\_CS[1:0])
  - Non-multiplexed mode: 8-bit dedicated data bus, 20-bit address bus
  - Multiplexed mode: 16-bit data and 20-bit address bus
  - FB CLK output to support synchronous memories
  - Programmable base address, size, and wait states to support slow peripherals
  - Operates at up to 40 MHz (bus clock) in 1:2 mode or up to 80 MHz (core clock) in 1:1 mode
  - Three universal asynchronous/synchronous receiver transmitters (UARTs)
  - 16-bit divider for clock generation
  - Interrupt control logic with maskable interrupts
  - DMA support
  - Data formats can be 5, 6, 7, or 8 bits with even, odd, or no parity
  - Up to two stop bits in 1/16 increments
  - Error-detection capabilities
  - Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
  - Transmit and receive FIFO buffers
- Two I2C modules
  - Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
  - Fully compatible with industry-standard I2C bus
  - Master and slave modes support multiple masters
  - Automatic interrupt generation with programmable level
  - Queued serial peripheral interface (QSPI)
    - Full-duplex, three-wire synchronous transfers
    - Up to three chip selects available
    - Master mode operation only
    - Programmable bit rates up to half the CPU clock frequency
    - Up to 16 pre-programmed transfers
- Fast analog-to-digital converter (ADC)
  - Eight analog input channels
  - 12-bit resolution
  - Minimum 1.125 μs conversion time
  - Simultaneous sampling of two channels for motor control applications
  - Single-scan or continuous operation
  - Optional interrupts on conversion complete, zero crossing (sign change), or under/over low/high limit

#### MCF52259 ColdFire Microcontroller, Rev. 5

- Unused analog channels can be used as digital I/O
- Four 32-bit timers with DMA support
  - 12.5 ns resolution at 80 MHz
  - Programmable sources for clock input, including an external clock option
  - Programmable prescaler
  - Input capture capability with programmable trigger edge on input pin
  - Output compare with programmable mode for the output pin
  - Free run and restart modes
  - Maskable interrupts on input capture or output compare
  - DMA trigger capability on input capture or output compare
- Four-channel general purpose timer
  - 16-bit architecture
  - Programmable prescaler
  - Output pulse-widths variable from microseconds to seconds
  - Single 16-bit input pulse accumulator
  - Toggle-on-overflow feature for pulse-width modulator (PWM) generation
  - One dual-mode pulse accumulation channel
- Pulse-width modulation timer
  - Support for PCM mode (resulting in superior signal quality compared to conventional PWM)
  - Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
  - Programmable period and duty cycle
  - Programmable enable/disable for each channel
  - Software selectable polarity for each channel
  - Period and duty cycle are double buffered. Change takes effect when the end of the current period is reached (PWM counter reaches zero) or when the channel is disabled.
  - Programmable center or left aligned outputs on individual channels
  - Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
  - Emergency shutdown
  - Two periodic interrupt timers (PITs)
    - 16-bit counter
    - Selectable as free running or count down
- Real-Time Clock (RTC)
  - Maintains system time-of-day clock
  - Provides stopwatch and alarm interrupt functions
  - Standby power supply (Vstby) keeps the RTC running when the system is shut down
- Software watchdog timer
  - 32-bit counter
  - Low-power mode support
- Backup watchdog timer (BWT)
  - Independent timer that can be used to help software recover from runaway code
  - 16-bit counter
  - Low-power mode support
- Clock generation features
  - Crystal, on-chip trimmed relaxation oscillator, or external oscillator reference options
  - Trimmed relaxation oscillator

- Pre-divider capable of dividing the clock source frequency into the PLL reference frequency range
- System can be clocked from PLL or directly from crystal oscillator or relaxation oscillator
- Low power modes supported
- $2^n (0 \le n \le 15)$  low-power divider for extremely low frequency operation
- Interrupt controller
  - Uniquely programmable vectors for all interrupt sources
  - Fully programmable level and priority for all peripheral interrupt sources
  - Seven external interrupt signals with fixed level and priority
  - Unique vector number for each interrupt source
  - Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
  - Support for hardware and software interrupt acknowledge (IACK) cycles
  - Combinatorial path to provide wake-up from low-power modes
- DMA controller
  - Four fully programmable channels
  - Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for 16-byte (4×32-bit) burst transfers
  - Source/destination address pointers that can increment or remain constant
  - 24-bit byte transfer counter per channel
  - Auto-alignment transfers supported for efficient block movement
  - Bursting and cycle-steal support
  - Software-programmable DMA requests for the UARTs (3) and 32-bit timers (4)
  - Channel linking support
- Reset
  - Separate reset in and reset out signals
  - Seven sources of reset:
    - Power-on reset (POR)
    - External
    - Software
    - Watchdog
    - Loss of clock / loss of lock
    - Low-voltage detection (LVD)
    - JTAG
  - Status flag indication of source of last reset
- Chip configuration module (CCM)
  - System configuration during reset
  - Selects one of six clock modes
  - Configures output pad drive strength
  - Unique part identification number and part revision number
- General purpose I/O interface
  - Up to 56 bits of general purpose I/O on 100-pin package
  - Up to 96 bits of general purpose I/O on 144-pin package
  - Bit manipulation supported via set/clear functions
  - Programmable drive strengths
  - Unused peripheral pins may be used as extra GPIO
  - JTAG support for system level board testing

# 1.2.2 V2 Core Overview

The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction execution and calculates operand effective addresses, if needed.

The V2 core implements the ColdFire instruction set architecture revision A+ with support for a separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the core includes the enhanced multiply-accumulate (EMAC) unit for improved signal processing capabilities. The EMAC implements a three-stage arithmetic pipeline, optimized for 32x32 bit operations, with support for four 48-bit accumulators. Supported operands include 16- and 32-bit signed and unsigned integers, signed fractional operands, and a complete set of instructions to process these data types. The EMAC provides support for execution of DSP operations within the context of a single processor at a minimal hardware cost.

# 1.2.3 Integrated Debug Module

The ColdFire processor core debug interface is provided to support system debugging with low-cost debug and emulator development tools. Through a standard debug interface, access to debug information and real-time tracing capability is provided on 144-lead packages. This allows the processor and system to be debugged at full speed without the need for costly in-circuit emulators.

The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an address mask register, a data and a data mask register, four PC registers, and one PC mask register. These registers can be accessed through the dedicated debug serial communication channel or from the processor's supervisor mode programming model. The breakpoint registers can be configured to generate triggers by combining the address, data, and PC conditions in a variety of single- or dual-level definitions. The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception. This device implements revision B+ of the ColdFire Debug Architecture.

The processor's interrupt servicing options during emulator mode allow real-time critical interrupt service routines to be serviced while processing a debug interrupt event. This ensures the system continues to operate even during debugging.

To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data (DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand data, and branch target addresses defining processor activity at the CPU's clock rate. The device includes a new debug signal, ALLPST. This signal is the logical AND of the processor status (PST[3:0]) signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).

The full debug/trace interface is available only on the 144-pin packages. However, every product features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.

# 1.2.4 JTAG

The processor supports circuit board test strategies based on the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a 16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a boundary-scan register, and a 32-bit ID register). The boundary scan register links the device's pins into one shift register. Test logic, implemented using static logic design, is independent of the device system logic.

The device implementation can:

- Perform boundary-scan operations to test circuit board electrical continuity
- Sample system pins during operation and transparently shift out the result in the boundary scan register
- Bypass the device for a given circuit board test by effectively reducing the boundary-scan register to a single bit
- Disable the output drive to pins during circuit-board testing
- Drive output pins to stable levels

# 1.2.5 On-Chip Memories

#### 1.2.5.1 SRAM

The dual-ported SRAM module provides a general-purpose 64 KB memory block that the ColdFire core can access in a single cycle. The location of the memory block can be set to any 64 KB boundary within the 4 GB address space. This memory is ideal for storing critical code or data structures and for use as the system stack. Because the SRAM module is physically connected to the processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing commands from the debug module.

The SRAM module is also accessible by the DMA, FEC, and USB. The dual-ported nature of the SRAM makes it ideal for implementing applications with double-buffer schemes, where the processor and a DMA device operate in alternate regions of the SRAM to maximize system performance.

#### 1.2.5.2 Flash Memory

The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the processor's high-speed local bus. The CFM is constructed with four banks of 64 KB×16-bit flash memory arrays to generate 512 KB of 32-bit flash memory. These electrically erasable and programmable arrays serve as non-volatile program and data memory. The flash memory is ideal for program and data storage for single-chip applications, allowing for field reprogramming without requiring an external high voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory controller that supports interleaved accesses from the 2-cycle flash memory arrays. A backdoor mapping of the flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash memory programming interface that allows the flash memory to be read, erased and programmed by an external controller in a format compatible with most SPI bus flash memory chips.

#### 1.2.6 Cryptographic Acceleration Unit

The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized operations to increase the throughput of software-based encryption and message digest functions, specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical acceleration to software-based cryptographic algorithms at a minimal hardware cost.

#### 1.2.7 Power Management

The device incorporates several low-power modes of operation entered under program control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD) monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the LVD trip point. The RAM standby switch provides power to RAM when the supply voltage to the chip falls below the standby battery voltage.

# 1.2.8 FlexCAN

The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of FlexCAN has 16 message buffers.

# 1.2.9 Mini-FlexBus

A multi-function external bus interface called the Mini-FlexBus is provided on the device with basic functionality of interfacing to slave-only devices with a maximum slave bus frequency up to 40 MHz in 1:2 mode and 80 MHz in 1:1 mode. It can be directly connected to the following asynchronous or synchronous devices with little or no additional circuitry:

- External ROMs
- Flash memories
- Programmable logic devices
- Other simple target (slave) devices

The Mini-FlexBus is a subset of the FlexBus module found on higher-end ColdFire microprocessors. The Mini-FlexBus minimizes package pin-outs while maintaining a high level of configurability and functionality.

# 1.2.10 USB On-The-Go Controller

The device includes a Universal Serial Bus On-The-Go (USB OTG) dual-mode controller. USB is a popular standard for connecting peripherals and portable consumer electronic devices such as digital cameras and handheld computers to host PCs. The OTG supplement to the USB specification extends USB to peer-to-peer application, enabling devices to connect directly to each other without the need for a PC. The dual-mode controller on the device can act as a USB OTG host and as a USB device. It also supports full-speed and low-speed modes.

# 1.2.11 Fast Ethernet Controller (FEC)

The Ethernet media access controller (MAC) supports 10 and 100 Mbps Ethernet/IEEE 802.3 networks. An external transceiver interface and transceiver function are required to complete the interface to the media. The FEC supports three different standard MAC-PHY (physical) interfaces for connection to an external Ethernet transceiver. The FECs supports the 10/100 Mbps MII, and the 10 Mbps-only 7-wire interface.

#### 1.2.12 UARTs

The device has three full-duplex UARTs that function independently. The three UARTs can be clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages, the third UART is multiplexed with other digital I/O functions.

#### 1.2.13 I2C Bus

The processor includes two I2C modules. The I2C bus is an industry-standard, two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange and minimizes the interconnection between devices. This bus is suitable for applications requiring occasional communications over a short distance between many devices.

#### 1.2.14 QSPI

The queued serial peripheral interface (QSPI) provides a synchronous serial peripheral interface with queued transfer capability. It allows up to 16 transfers to be queued at once, minimizing the need for CPU intervention between transfers.

# 1.2.15 Fast ADC

The fast ADC consists of an eight-channel input select multiplexer and two independent sample and hold (S/H) circuits feeding separate 12-bit ADCs. The two separate converters store their results in accessible buffers for further processing. Signals on the SYNCA and SYNCB pins initiate an ADC conversion.

The ADC can be configured to perform a single scan and halt, a scan when triggered, or a programmed scan sequence repeatedly until manually stopped.

The ADC can be configured for sequential or simultaneous conversion. When configured for sequential conversions, up to eight channels can be sampled and stored in any order specified by the channel list register. Both ADCs may be required during a scan, depending on the inputs to be sampled.

During a simultaneous conversion, both S/H circuits are used to capture two different channels at the same time. This configuration requires that a single channel may not be sampled by both S/H circuits simultaneously.

Optional interrupts can be generated at the end of the scan sequence if a channel is out of range (measures below the low threshold limit or above the high threshold limit set in the limit registers) or at several different zero crossing conditions.

#### 1.2.16 DMA Timers (DTIM0–DTIM3)

There are four independent, DMA transfer capable 32-bit timers (DTIM0, DTIM1, DTIM2, and DTIM3) on the device. Each module incorporates a 32-bit timer with a separate register set for configuration and control. The timers can be configured to operate from the system clock or from an external clock source using one of the DTIN*n* signals. If the system clock is selected, it can be divided by 16 or 1. The input clock is further divided by a user-programmable 8-bit prescaler that clocks the actual timer counter register (TCR*n*). Each of these timers can be configured for input capture or reference (output) compare mode. Timer events may optionally cause interrupt requests or DMA transfers.

# 1.2.17 General Purpose Timer (GPT)

The general purpose timer (GPT) is a four-channel timer module consisting of a 16-bit programmable counter driven by a seven-stage programmable prescaler. Each of the four channels can be configured for input capture or output compare. Additionally, channel three, can be configured as a pulse accumulator.

A timer overflow function allows software to extend the timing capability of the system beyond the 16-bit range of the counter. The input capture and output compare functions allow simultaneous input waveform measurements and output waveform generation. The input capture function can capture the time of a selected transition edge. The output compare function can generate output waveforms and timer software delays. The 16-bit pulse accumulator can operate as a simple event counter or a gated time accumulator.

# 1.2.18 Periodic Interrupt Timers (PIT0 and PIT1)

The two periodic interrupt timers (PIT0 and PIT1) are 16-bit timers that provide interrupts at regular intervals with minimal processor intervention. Each timer can count down from the value written in its PIT modulus register or it can be a free-running down-counter.

# 1.2.19 Real-Time Clock (RTC)

The Real-Time Clock (RTC) module maintains the system (time-of-day) clock and provides stopwatch, alarm, and interrupt functions. It includes full clock features: seconds, minutes, hours, days and supports a host of time-of-day interrupt functions along with an alarm interrupt.

# 1.2.20 Pulse-Width Modulation (PWM) Timers

The device has an 8-channel, 8-bit PWM timer. Each channel has a programmable period and duty cycle as well as a dedicated counter. Each of the modulators can create independent continuous waveforms with software-selectable duty rates from 0% to 100%. The timer supports PCM mode, which results in superior signal quality when compared to that of a conventional PWM. The PWM outputs have programmable polarity, and can be programmed as left aligned outputs or center aligned outputs. For

higher period and duty cycle resolution, each pair of adjacent channels ([7:6], [5:4], [3:2], and [1:0]) can be concatenated to form a single 16-bit channel. The module can, therefore, be configured to support 8/0, 6/1, 4/2, 2/3, or 0/4 8-/16-bit channels.

#### 1.2.21 Software Watchdog Timer

The watchdog timer is a 32-bit timer that facilitates recovery from runaway code. The watchdog counter is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown.

#### 1.2.22 Backup Watchdog Timer

The backup watchdog timer is an independent 16-bit timer that, like the software watchdog timer, facilitates recovery from runaway code. This timer is a free-running down-counter that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown. The backup watchdog timer can be clocked by either the relaxation oscillator or the system clock.

# 1.2.23 Phase-Locked Loop (PLL)

The clock module contains a crystal oscillator, 8 MHz on-chip relaxation oscillator (OCO), phase-locked loop (PLL), reduced frequency divider (RFD), low-power divider status/control registers, and control logic. To improve noise immunity, the PLL, crystal oscillator, and relaxation oscillator have their own power supply inputs: VDDPLL and VSSPLL. All other circuits are powered by the normal supply pins, VDD and VSS.

#### 1.2.24 Interrupt Controllers (INTCn)

The device has two interrupt controllers that supports up to 128 interrupt sources. There are 56 programmable sources, 49 of which are assigned to unique peripheral interrupt requests. The remaining seven sources are unassigned and may be used for software interrupt requests.

#### 1.2.25 DMA Controller

The direct memory access (DMA) controller provides an efficient way to move blocks of data with minimal processor intervention. It has four channels that allow byte, word, longword, or 16-byte burst line transfers. These transfers are triggered by software explicitly setting a DCR*n*[START] bit or by the occurrence of certain UART or DMA timer events.

#### 1.2.26 Reset

The reset controller determines the source of reset, asserts the appropriate reset signals to the system, and keeps track of what caused the last reset. There are seven sources of reset:

- External reset input
- Power-on reset (POR)
- Watchdog timer
- Phase locked-loop (PLL) loss of lock / loss of clock
- Software
- Low-voltage detector (LVD)
- JTAG

Control of the LVD and its associated reset and interrupt are managed by the reset controller. Other registers provide status flags indicating the last source of reset and a control bit for software assertion of the  $\overline{\text{RSTO}}$  pin.

# 1.2.27 GPIO

Nearly all pins on the device have general purpose I/O capability and are grouped into 8-bit ports. Some ports do not use all eight bits. Each port has registers that configure, monitor, and control the port pin.

#### 1.2.28 Part Numbers and Packaging

This product is RoHS-compliant. Refer to the product page at freescale.com or contact your sales office for up-to-date RoHS information.

Freescale Part Number	FlexCAN	Encryption	Speed (MHz)	Flash (KB)	SRAM (KB)	Package	Temp range (°C)
MCF52252AF80	—	—	80	256	32	100 LQFP	0 to +70
MCF52252CAF66	•	—	66	250	52		-40 to +85
MCF52254AF80	_	—	80	512	64	100 LQFP	0 to +70
MCF52254CAF66	•	—	66	512	04		-40 to +85
MCF52255CAF80	•	•	80	512	64	100 LQFP	-40 to +85
MCF52256AG80	—	—	80		32	144 LQFP	0 to +70
MCF52256CAG66	•	—	66	256	64		-40 to +85
MCF52256CVN66	•	—	66	250	64	144 MAPBGA	-40 to +85
MCF52256VN80	_	—	80		32		0 to +70
MCF52258AG80		—	80			144 LQFP	0 to +70
MCF52258CAG66	•	—	66	512	64		-40 to +85
MCF52258CVN66	•	—	66	512	04	144 MAPBGA	-40 to +85
MCF52258VN80	—	—	80	1			0 to +70
MCF52259CAG80	•	•	80	512	64	144 LQFP	-40 to +85
MCF52259CVN80	•	•	00	512	04	144 MAPBGA	-40 to +85

 Table 2. Orderable part number summary

Figure 2 shows the pinout configuration for the 144 LQFP.





Figure 2. 144 LQFP Pin Assignment






Figure 3. 100 LQFP Pin Assignments

Freescale

MCF52259 ColdFire Microcontroller, Rev. 5

#### Figure 4 shows the pinout configuration for the 144 MAPBGA.

	1	2	3	4	5	6	7	8	9	10	11	12	$\Box$
А	VSS	RSTOUT	RSTIN	FB_D6	FB_D7	IRQ3	IRQ5	FEC_ RXD0	FEC_ RXER	FEC_ TXEN	FEC_ TXD3	VSS	А
в	TEST	FB_A14	FB_D4	FB_D5	FB_OE	FB_A19	FEC_ RXD1	FEC_ RXCLK	FEC_ TXCLK	FEC_ TXD2	FEC_COL	FEC_CRS	в
С	TIN1	FB_A12	FB_A13	FB_A15	FB_A16	FB_A18	FEC_ RXD2	FEC_ RXDV	FEC_ TXD1	URXD2	VDDPLL	EXTAL	с
D	RTC_ EXTAL	TINO	FB_A11	CLKMOD1	CLKMOD0	FB_A17	FEC_ RXD3	FEC_ TXER	FEC_ TXD0	UTXD2	VSSPLL	XTAL	D
Е	RTC_ XTAL	UCTS0	FB_A10	RCON	VDD	VDD	VDD	VDD	IRQ1	URTS2	UCTS2	IRQ7	Е
F	UTXD0	URXD0	URTS0	TIN3	VDD	VSS	VSS	VSS	PST3	DDATA0	DDATA1	ICOC0	F
G	QSDO	QSDI	PCS2	PCS3	VDD	VSS	VSS	VSS	DDATA3	PST2	PST1	PST0	G
н	SCL	SDA	SCK	PCS0	VDD	VDD	VDD	VSS	VSSUSB	DDATA2	USB_DM	USB_DP	н
J	FB_A6	FB_A7	FB_A9	FB_A8	FB_D0	FB_A3	VDD	TIN2	VDDUSB	ICOC2	ICOC1	VSTBY	J
к	TMS	TRST	FB_ALE	FB_A5	FB_D2	FB_A4	UCTS1	UTXD1	AN3	AN6	AN4	AN5	к
L	TDI	TDO	ALLPST	FB_D3	FB_D1	FB_A1	FB_A0	URXD1	AN2	VRH	VDDA	AN7	L
м	VSS	JTAG_ EN	TCLK	FB_RW	FB_CS0	FB_A2	ICOC3	URTS1	AN0	AN1	VRL	VSSA	м
	1	2	3	4	5	6	7	8	9	10	11	12	

Figure 4. Pinout Top View (144 MAPBGA)

17

Table 3 shows the pin functions by primary and alternate purpose, and illustrates which packages contain each pin.

Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol <sup>1</sup>	Pull-up/ Pull-down <sup>2</sup>	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
ADC	AN[7:0]	_	_	PAN[7:0]	Low	Low	_	L12, K10, K12, K11, K9, L9, M10, M9	74–77; 69, 68, 67 ,66	51–54, 46, 45, 44, 43
•	VDDA	—	_	—	N/A	N/A	_	L11	73	50
•	VSSA	—	_	—	N/A	N/A	_	M12	70	47
•	VRH	—	_	—	N/A	N/A	_	L10	72	49
•	VRL	—	_	—	N/A	N/A	_	M11	71	48
Clock	EXTAL	—	_	—	N/A	N/A	_	C12	106	73
Generation	XTAL	—	_	—	N/A	N/A	_	D12	105	72
	VDDPLL	—		—	N/A	N/A		C11	107	74
	VSSPLL	—	_	—	N/A	N/A	_	D11	104	71
RTC	RTC_EXTAL	—		—	N/A	N/A		D1	13	7
	RTC_XTAL	—		—	N/A	N/A		E1	14	8
Debug	ALLPST	—		—	Low	High		L3	42	30
Data	DDATA[3:0]	—	_	PDD[7:4]	Low	High	_	G9, H10, F11, F10	86, 85, 84, 83	—
	PST[3:0]	—	_	PDD[3:0]	Low	High	_	F9, G10, G11, G12	87–90	—

#### Table 3. Pin Functions by Primary and Alternate Purpose

										-
Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol <sup>1</sup>	Pull-up/ Pull-down <sup>2</sup>	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
FEC	FEC_COL	—	—	PTI0	PSRRH[0]	PDSRH[0]	—	B11	109	76
	FEC_CRS	—	—	PTI1	PSRRH[1]	PDSRH[1]	—	B12	108	75
	FEC_RXCLK	—	—	PTI2	PSRRH[2]	PDSRH[2]		B8	120	87
	FEC_RXD[3:0]	—	—	PTI[6:3]	PSRRH[6:3]	PDSRH[6:3]	—	D7, C7, B7, A8	127, 126, 123, 122	94, 93, 90, 89
	FEC_RXDV	—	—	PTI7	PSRRH[7]	PDSRH[7]	_	C8	121	88
	FEC_RXER	—	—	PTJ0	PSRRH[8]	PDSRH[8]	_	A9	119	86
	FEC_TXCLK	—	—	PTJ1	PSRRH[9]	PDSRH[9]		B9	117	84
	FEC_TXD[3:0]	—	—	PTJ[5:2]	PSRRH[13:10]	PDSRH[13:1 0]	—	A11, B10, C9, D9	110–113	77, 78, 79, 80
FEC	FEC_TXEN	—	—	PTJ6	PSRRH[14]	PDSRH[14]	_	A10	116	83
	FEC_TXER		_	PTJ7	PSRRH[15]	PDSRH[15]		D8	118	85
I2C0 <sup>3</sup>	I2C_SCL0	—	UTXD2	PAS0	PSRR[0]	PDSR[0]	Pull-Up <sup>4</sup>	H1	28	22
	I2C_SDA0		URXD2	PAS1	PSRR[0]	PDSR[0]	Pull-Up <sup>4</sup>	H2	29	23
Interrupts	IRQ7	—	—	PNQ7	Low	Low	Pull-Up <sup>4</sup>	E12	96	63
	IRQ5	FEC_MDC	_	PNQ5	Low	Low	Pull-Up <sup>4</sup>	A7	128	95
	IRQ3	FEC_MDIO		PNQ3	Low	Low	Pull-Up <sup>4</sup>	A6	129	96
	IRQ1	—	USB_ALT CLK	PNQ1	Low	High	Pull-Up <sup>4</sup>	E9	103	70
JTAG/BDM	JTAG_EN	_	_	_	N/A	N/A	Pull-Down	M2	44	32
	TCLK/ PSTCLK/ CLKOUT	_	FB_CLK	_	Low	Low	Pull-Up <sup>5</sup>	M3	43	31
	TDI/DSI	—	—	—	N/A	N/A	Pull-Up <sup>5</sup>	L1	40	28
	TDO/DSO	—	—	—	Low	Low	—	L2	41	29
	TMS/BKPT	—	—	—	N/A	N/A	Pull-Up <sup>5</sup>	K1	38	26
	TRST/DSCLK		—	—	N/A	N/A	Pull-Up <sup>5</sup>	K2	39	27

MCF52259 ColdFire Microcontroller, Rev. 5

Freescale

19

#### Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Family Configurations

Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol <sup>1</sup>	Pull-up/ Pull-down <sup>2</sup>	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
Mode	RCON/EZPCS				N/A	N/A	Pull-Up	E4	10	4
Selection	CLKMOD[1:0]				N/A	N/A	Pull-Down	D4, D5	144, 143	100, 99
QSPI	QSPI_CS3	SYNCA	USB_DP_ PDOWN	PQS6	PSRR[7]	PDSR[7]	_	G4	22	16
	QSPI_CS2	SYNCB	USB_DM PDOWN	PQS5	PSRR[6]	PDSR[6]	_	G3	23	17
	QSPI_CS0	I2C_SDA0	UCTS1	PQS3	PSRR[4]	PDSR[4]	Pull-Up <sup>6</sup>	H4	27	21
	QSPI_CLK/ EZPCK	I2C_SCL0	URTS1	PQS2	PSRR[3]	PDSR[3]	Pull-Up <sup>6</sup>	H3	26	20
QSPI	QSPI_DIN/ EZPD	I2C_SDA1	URXD1	PQS1	PSRR[2]	PDSR[2]	Pull-Up <sup>6</sup>	G2	24	18
	QSPI_DOUT/E ZPQ	I2C_SCL1	UTXD1	PQS0	PSRR[1]	PDSR[1]	Pull-Up <sup>6</sup>	G1	25	19
Reset <sup>7</sup>	RSTI	_	—	—	N/A	N/A	Pull-Up <sup>7</sup>	A3	141	97
	RSTO		—	—	Low	High	—	A2	142	98
Test	TEST	—	—	—	N/A	N/A	Pull-Down	B1	9	3
Timer 3, 16-bit	GPT3	_	PWM7	PTA3	PSRR[23]	PDSR[23]	Pull-Up <sup>8</sup>	M7	58	35
Timer 2, 16-bit	GPT2	_	PWM5	PTA2	PSRR[22]	PDSR[22]	Pull-Up <sup>8</sup>	J10	95	62
Timer 1, 16-bit	GPT1		PWM3	PTA1	PSRR[21]	PDSR[21]	Pull-Up <sup>8</sup>	J11	94	61
Timer 0, 16-bit	GPT0		PWM1	PTA0	PSRR[20]	PDSR[20]	Pull-Up <sup>8</sup>	F12	93	60
Timer 3, 32-bit	DTIN3	DTOUT3	PWM6	PTC3	PSRR[19]	PDSR[19]	_	F4	19	13
Timer 2, 32-bit	DTIN2	DTOUT2	PWM4	PTC2	PSRR[18]	PDSR[18]		J8	65	42

 Table 3. Pin Functions by Primary and Alternate Purpose (continued)

MCF52259 ColdFire Microcontroller, Rev. 5

Family Configurations

20

2
φ
Ð
õ
0
മ
е

# MCF52259 ColdFire Microcontroller, Rev. 5

Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol <sup>1</sup>	Pull-up/ Pull-down <sup>2</sup>	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
Timer 1, 32-bit	DTIN1	DTOUT1	PWM2	PTC1	PSRR[17]	PDSR[17]	—	C1	12	6
Timer 0, 32-bit	DTIN0	DTOUT0	PWM0	PTC0	PSRR[16]	PDSR[16]	—	D2	11	5
UART 0	UCTS0	_	USB_VBU SE	PUA3	PSRR[11]	PDSR[11]	_	E2	15	9
	URTS0	_	USB_VBU SD	PUA2	PSRR[10]	PDSR[10]	—	F3	18	12
-	URXD0	—	—	PUA1	PSRR[9]	PDSR[9]	—	F2	17	11
-	UTXD0	-	—	PUA0	PSRR[8]	PDSR[8]	—	F1	16	10
UART 1	UCTS1	SYNCA	URXD2	PUB3	PSRR[15]	PDSR[15]	—	K7	61	38
-	URTS1	SYNCB	UTXD2	PUB2	PSRR[14]	PDSR[14]	—	M8	64	41
-	URXD1	I2C_SDA1	—	PUB1	PSRR[13]	PDSR[13]	Pull-Up <sup>6</sup>	L8	63	40
-	UTXD1	I2C_SCL1	—	PUB0	PSRR[12]	PDSR[12]	Pull-Up <sup>6</sup>	K8	62	39
UART 2	UCTS2	I2C_SCL1	USB_ VBUSCH G	PUC3	PSRR[27]	PDSR[27]	Pull-Up <sup>6</sup>	E11	97	64
-	URTS2	I2C_SDA1	USB_ VBUSDIS	PUC2	PSRR[26]	PDSR[26]	Pull-Up <sup>6</sup>	E10	98	65
-	URXD2	CANRX	—	PUC1	PSRR[25]	PDSR[25]	—	C10	102	69
	UTXD2	CANTX	—	PUC0	PSRR[24]	PDSR[24]	—	D10	101	68
USB OTG	USB_DM	—	—	—	N/A	N/A	—	H11	80	57
	USB_DP	—	—	—	N/A	N/A	—	H12	81	58
	USB_VDD	—	—	—	N/A	N/A	—	J9	79	56
	USB_VSS	—	—	—	N/A	N/A	—	H9	82	59

Famil
<
0
0
5
₩
ö
5
=
<u>تە</u>
Ē.
<u> </u>
ž
ร

Table 3. Pin Functions by Primary and Alternate Purpose (continued)										
Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol <sup>1</sup>	Pull-up/ Pull-down <sup>2</sup>	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
Mini-	FB_ALE	FB_CS1		PAS2	PSRRL[20]	PDSRL[20]		K3	37	—
FlexBus <sup>9</sup>	FB_AD[7:0]	_	_	PTE[7:0]	PSRRL[7:0]	PDSRL[7:0]	_	J2, J1, K4, K6, J6, M6, L6, L7	34–36; 53–57	—
	FB_AD[15:8]	—	_	PTF[7:0]	PSRRL[15:8]	PDSRL[15:8]	_	C4, B2, C3, C2, D3, E3, J3, J4	136, 2–6, 32–33	_
	FB_AD[19:16]	_	_	PTG[3:0]	PSRRL[19:16]	PDSRL[19:16 ]	_	B6, C6, D6, C5	130–133	_
	FB_CS0		_	PTG5	PSRRL[21]	PDSRL[21]	_	M5	52	_
	FB_R/W	—	_	PTG7	PSRRL[31]	PDSRL[31]	—	M4	45	—
	FB_OE		_	PTG6	PSRRL[30]	PDSRL[30]	_	B5	137	
	FB_D7	CANRX		PTH5	PSRRL[29]	PDSRL[29]	—	A5	138	—
	FB_D6	CANTX	_	PTH4	PSRRL[28]	PDSRL[28]	_	A4	139	_
	FB_D5	I2C_SCL1	_	PTH3	PSRRL[27]	PDSRL[27]	Pull-Up <sup>6</sup>	B4	140	
	FB_D4	I2C_SDA1	_	PTH2	PSRRL[26]	PDSRL[26]	Pull-Up <sup>6</sup>	B3	1	_
	FB_D3	USB_ VBUSD	_	PTH1	PSRRL[25]	PDSRL[25]	_	L4	46	_
	FB_D2	USB_ VBUSE	_	PTH0	PSRRL[24]	PDSRL[24]	_	K5	47	_
	FB_D1	SYNCA	_	PTH7	PSRRL[23]	PDSRL[23]	_	L5	50	_
	FB_D0	SYNCB		PTH6	PSRRL[22]	PDSRL[22]	_	J5	51	—
Standby Voltage	VSTBY	_	_	_	N/A	N/A	_	J12	78	55
VDD <sup>10</sup>	VDD	_		—	N/A	N/A	_	E5–E8; F5; G5; H5–7; J7	7; 20; 30; 48; 59; 92; 100; 115; 125; 135	1; 14; 24; 33; 36; 67; 82; 92

MCF52259 ColdFire Microcontroller, Rev. 5

22

#### Table 3. Pin Functions by Primary and Alternate Purpose (continued)

Pin Group	Primary Function	Secondary Function (Alt 1)	Tertiary Function (Alt 2)	Quaternary Function (GPIO)	Slew Rate	Drive Strength/Co ntrol <sup>1</sup>	Pull-up/ Pull-down <sup>2</sup>	Pin on 144 MAPBGA	Pin on 144 LQFP	Pin on 100 LQFP
VSS	VSS	_	_	—	N/A	N/A	_	A1; A12; F6–8; G6–8; H8; M1	8; 21; 31; 49; 60; 91; 99; 114; 124; 134	2; 15; 25; 34; 37; 66; 81; 91

The PDSR and PSSR registers are part of the GPIO module. All programmable signals default to 2mA drive in normal (single-chip) mode.
 All signals have a pull-up in GPIO mode.
 I2C1 is multiplexed with specific pins of the QSPI, UART1, UART2, and Mini-FlexBus pin groups.

<sup>4</sup> For primary and GPIO functions only.

<sup>5</sup> Only when JTAG mode is enabled.

<sup>6</sup> For secondary and GPIO functions only.

<sup>7</sup> RSTI has an internal pull-up resistor; however, the use of an external resistor is strongly recommended.

<sup>8</sup> For GPIO functions, the Primary Function has pull-up control within the GPT module.

<sup>9</sup> Available on 144-pin packages only.

<sup>10</sup> This list for power and ground does not include those dedicated power/ground pins included elsewhere, such as in the ADC, USB, and PLL.

Freescale

**Electrical Characteristics** 

Unit

v

v v

V

۷ V

V

mΑ

°C

°C

-0.3 to +4.0

-0.3 to +4.0

0 to 3.3

0 to 3.3

25

-40 to 85 or 0 to 70<sup>6</sup>

-65 to 150

#### **Electrical Characteristics** 2

This section contains electrical specification tables and reference timing diagrams for the microcontroller unit, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

#### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

#### **Maximum Ratings** 2.1

USB standby supply voltage

Instantaneous maximum current

Storage temperature range

Single pin limit (applies to all pins)<sup>4, 5</sup>

Operating temperature range (packaged)

Digital input voltage <sup>3</sup>

EXTAL pin voltage

XTAL pin voltage

Rating	Symbol	Value		
Supply voltage	V <sub>DD</sub>	-0.3 to +4.0		
Clock synthesizer supply voltage	V <sub>DDPLL</sub>	-0.3 to +4.0		
RAM standby supply voltage	V <sub>STBY</sub>	+1.8 to 3.5		

V<sub>DDUSB</sub>

VIN

VEXTAL

VXTAL

IDD

TĄ

 $(T_L - T_H)$ T<sub>stg</sub>

Table 4.	Absolute	Maximum	Ratings <sup>1, 2</sup>
----------	----------	---------	-------------------------

Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

2 This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level ( $V_{SS}$  or  $V_{DD}$ ).

<sup>3</sup> Input must be current limited to the I<sub>DD</sub> value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

- 4 All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- $^{5}$  The power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>in</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in the external power supply going out of regulation. Ensure that the external V<sub>DD</sub> load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (e.g., no clock).

<sup>6</sup> Depending on the packaging; see orderable part number summary (Table 2)

# 2.2 Current Consumption

Characteristic	Symbol	Typical <sup>1</sup> Active (SRAM)	Typical <sup>1</sup> Active (Flash)	Peak <sup>2</sup> (Flash)	Unit
PLL @ 8 MHz	I <sub>DD</sub>	22	30	36	mA
PLL @ 16 MHz		31	45	60	
PLL @ 64 MHz		84	100	155	
PLL @ 80 MHz		102	118	185	
<ul> <li>RAM standby supply current</li> <li>Normal operation: V<sub>DD</sub> &gt; V<sub>STBY</sub> - 0.3 V</li> <li>Standby operation: V<sub>DD</sub> &lt; V<sub>SS</sub> + 0.5 V</li> </ul>	I <sub>STBY</sub>	-	_	5 20	μ <b>Α</b> μ <b>Α</b>
Analog supply current <ul> <li>Normal operation</li> </ul>	I <sub>DDA</sub>	2 <sup>3</sup>		15	mA
USB supply current	I <sub>DDUSB</sub>	_	_	2	mA
PLL supply current	I <sub>DDPLL</sub>	_	_	6 <sup>4</sup>	mA

#### **Table 5. Typical Active Current Consumption Specifications**

<sup>1</sup> Tested at room temperature with CPU polling a status register. All clocks were off except the UART and CFM (when running from flash memory).

- <sup>2</sup> Peak current measured with all modules active, CPU polling a status register, and default drive strength with matching load.
- <sup>3</sup> Tested using Auto Power Down (APD), which powers down the ADC between conversions; ADC running at 4 MHz in Once Parallel mode with a sample rate of 3 kHz.
- <sup>4</sup> Tested with the PLL MFD set to 7 (max value). Setting the MFD to a lower value results in lower current consumption.

#### Table 6. Current Consumption in Low-Power Mode, Code From Flash Memory<sup>1,2,3</sup>

Mode	8 MHz (Typ)	16 MHz (Typ)	64 MHz (Typ)	80 MHz (Typ)	Unit	Symbol
Stop mode 3 (Stop 11) <sup>4</sup>						
Stop mode 2 (Stop 10) <sup>4</sup>		7.0				
Stop mode 1 (Stop 01) <sup>4,5</sup>	9	10	15	17	_	
Stop mode 0 (Stop 00) <sup>5</sup>	9	10	15	17	mA	I <sub>DD</sub>
Wait / Doze	21	32	56	65		
Run	23	36	70	81		

<sup>1</sup> All values are measured with a 3.30 V power supply. Tests performed at room temperature.

<sup>2</sup> Refer to the Power Management chapter in the *MCF52259 Reference Manual* for more information on low-power modes.

<sup>3</sup> CLKOUT, PST/DDATA signals, and all peripheral clocks except UART0 and CFM off before entering low-power mode. CLKOUT is disabled.

<sup>4</sup> See the description of the Low-Power Control Register (LPCR) in the MCF52259 Reference Manual for more information on stop modes 0–3.

<sup>5</sup> Results are identical to STOP 00 for typical values because they only differ by CLKOUT power consumption. CLKOUT is already disabled in this instance prior to entering low-power mode.