



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





MCF523x Integrated Microprocessor Hardware Specification

by: Microcontroller Solutions Group

The MCF523x is a family of highly-integrated 32-bit microcontrollers based on the V2 ColdFire microarchitecture. Featuring a 16 or 32 channel eTPU, 64 Kbytes of internal SRAM, a 2-bank SDRAM controller, four 32-bit timers with dedicated DMA, a 4 channel DMA controller, up to 2 CAN modules, 3 UARTs and a queued SPI, the MCF523x family has been designed for general purpose industrial control applications. It is also a high-performance upgrade for users of the MC68332. This document provides an overview of the MCF523x microcontroller family, as well as detailed descriptions of the mechanical and electrical characteristics of the devices.

The MCF523x family is based on the Version 2 ColdFire reduced instruction set computing (RISC) microarchitecture operating at a core frequency of up to 150 MHz and bus frequency up to 75 MHz.

Contents

| | | |
|---|--|----|
| 1 | MCF523x Family Configurations | 2 |
| 2 | Block Diagram | 2 |
| 3 | Features | 3 |
| 4 | Signal Descriptions | 4 |
| 5 | Design Recommendations | 9 |
| 6 | Mechanicals/Pinouts and Part Numbers | 14 |
| 7 | Electrical Characteristics | 23 |
| 8 | Documentation | 45 |
| 9 | Document Revision History | 45 |


1 MCF523x Family Configurations

Table 1. MCF523x Family Configurations

| Module | MCF5232 | MCF5233 | MCF5234 | MCF5235 |
|--|--------------------------|---------------|---------------|---------------|
| ColdFire V2 Core with EMAC (Enhanced Multiply-Accumulate Unit) | x | x | x | x |
| Enhanced Time Processor Unit with memory (eTPU) | 16-ch 6K | 32-ch 6K | 16-ch 6K | 32-ch 6K |
| System Clock | up to 150 MHz | | | |
| Performance (Dhrystone/2.1 MIPS) | up to 144 | | | |
| Instruction/Data Cache | 8 Kbytes | | | |
| Static RAM (SRAM) | 64 Kbytes | | | |
| Interrupt Controllers (INTC) | 2 | 2 | 2 | 2 |
| Edge Port Module (EPORT) | x | x | x | x |
| External Interface Module (EIM) | x | x | x | x |
| 4-channel Direct-Memory Access (DMA) | x | x | x | x |
| SDRAM Controller | x | x | x | x |
| Fast Ethernet Controller (FEC) | — | — | x | x |
| Cryptography - Security module for data packets processing | — | — | — | x |
| Watchdog Timer (WDT) | x | x | x | x |
| Four Periodic Interrupt Timers (PIT) | x | x | x | x |
| 32-bit DMA Timers | 4 | 4 | 4 | 4 |
| QSPI | x | x | x | x |
| UART(s) | 3 | 3 | 3 | 3 |
| I ² C | x | x | x | x |
| FlexCAN 2.0B - Controller-Area Network communication module | 1 | 2 | 1 | 2 |
| General Purpose I/O Module (GPIO) | x | x | x | x |
| JTAG - IEEE 1149.1 Test Access Port | x | x | x | x |
| Package | 160 QFP 196 MAPBGA | 256 MAPBGA | 256 MAPBGA | 256 MAPBGA |

2 Block Diagram

The superset device in the MCF523x family comes in a 256 mold array process ball grid array (MAPBGA) package. [Figure](#) shows a top-level block diagram of the MCF5235, the superset device.



3 Features

For a detailed feature list see the MCF5235 Reference Manual (MCF5235RM).

4 Signal Descriptions

This section describes signals that connect off chip, including a table of signal properties. For a more detailed discussion of the MCF523x signals, consult the *MCF5235 Reference Manual* (MCF5235RM).

4.1 Signal Properties

Table 2 lists all of the signals grouped by function. The “Dir” column is the direction for the primary function of the pin. Refer to Section 6, “Mechanicals/Pinouts and Part Numbers,” for package diagrams.

NOTE

In this table and throughout this document a single signal within a group is designated without square brackets (i.e., A24), while designations for multiple signals within a group use brackets (i.e., A[23:21]) and is meant to include all signals within the two bracketed numbers when these numbers are separated by a colon.

NOTE

The primary functionality of a pin is not necessarily its default functionality. Pins that are muxed with GPIO will default to their GPIO functionality.

Table 2. MCF523x Signal Information and Muxing

| Signal Name | GPIO | Alternate 1 | Alternate 2 | Dir. ¹ | MCF5232 160 QFP | MCF5232 196 MAPBGA | MCF5233 256 MAPBGA | MCF5234 256 MAPBGA | MCF5235 256 MAPBGA |
|--|------------|------------------------------|-------------|-------------------|-----------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Reset | | | | | | | | | |
| $\overline{\text{RESET}}$ | — | — | — | I | 83 | N13 | T15 | T15 | T15 |
| $\overline{\text{RSTOUT}}$ | — | — | — | O | 82 | P13 | T14 | T14 | T14 |
| Clock | | | | | | | | | |
| EXTAL | — | — | — | I | 86 | M14 | P16 | P16 | P16 |
| XTAL | — | — | — | O | 85 | N14 | R16 | R16 | R16 |
| CLKOUT | — | — | — | O | 89 | K14 | M16 | M16 | M16 |
| Mode Selection | | | | | | | | | |
| CLKMOD[1:0] | — | — | — | I | 19,20 | G5, H5 | J3, J2 | J3, J2 | J3, J2 |
| $\overline{\text{RCON}}$ | — | — | — | I | 79 | K10 | P13 | P13 | P13 |
| External Memory Interface and Ports | | | | | | | | | |
| A[23:21] | PADDR[7:5] | $\overline{\text{CS}}$ [6:4] | — | O | 126, 125, 124 | B11, C11, D11 | B14, C14, A15 | B14, C14, A15 | B14, C14, A15 |

Table 2. MCF523x Signal Information and Muxing (continued)

| Signal Name | GPIO | Alternate 1 | Alternate 2 | Dir. ¹ | MCF5232 160 QFP | MCF5232 196 MAPBGA | MCF5233 256 MAPBGA | MCF5234 256 MAPBGA | MCF5235 256 MAPBGA |
|-------------------------|-------------|------------------------|-------------|-------------------|--------------------------------|---|---|---|---|
| A[20:0] | — | — | — | O | 123:115, 112:106, 102:98 | A12, B12, C12, A13, B13, B14, C13, C14, D12, D13, D14, E11, E12, E13, E14, F12, F13, F14, G11, G12, G13 | B15, B16, C15, C16, D16, D15, D14, E16, E15, E14, E13, F15, F14, F13, G15, G14, G13, H16, H15, H14, H13 | B15, B16, C15, C16, D16, D15, D14, E16, E15, E14, E13, F15, F14, F13, G15, G14, G13, H16, H15, H14, H13 | B15, B16, C15, C16, D16, D15, D14, E16, E15, E14, E13, F15, F14, F13, G15, G14, G13, H16, H15, H14, H13 |
| D[31:16] | — | — | — | O | 21:24, 26:30, 33:39 | G1, G2, H1, H2, H3, H4, J1, J2, J3, J4, K1, K2, K3, K4, L1, L2 | K4, K3, K2, K1, L4, L3, L2, L1, M3, M2, M1, N2, N1, P2, P1, R1 | K4, K3, K2, K1, L4, L3, L2, L1, M3, M2, M1, N2, N1, P2, P1, R1 | K4, K3, K2, K1, L4, L3, L2, L1, M3, M2, M1, N2, N1, P2, P1, R1 |
| D[15:8] | PDATAH[7:0] | — | — | O | 42:49, | M1, N1, M2, N2, P2, L3, M3, N3, | R2, T2, N3, P3, R3, T3, N4, P4, | R2, T2, N3, P3, R3, T3, N4, P4, | R2, T2, N3, P3, R3, T3, N4, P4, |
| D[7:0] | PDATAL[7:0] | — | — | O | 50:52, 56:60 | P3, M4, N4, P4, L5, M5, N5, P5 | R4, T4, P5, R5, N6, P6, R6, N7 | R4, T4, P5, R5, N6, P6, R6, N7 | R4, T4, P5, R5, N6, P6, R6, N7 |
| \overline{BS} [3:0] | PBS[7:4] | \overline{CAS} [3:0] | — | O | 143:140 | B6, C6, D7, C7 | C9, B9, A9, A10 | C9, B9, A9, A10 | C9, B9, A9, A10 |
| \overline{OE} | PBUSCTL7 | — | — | O | 63 | N6 | T7 | T7 | T7 |
| \overline{TA} | PBUSCTL6 | — | — | I | 97 | H11 | K14 | K14 | K14 |
| \overline{TEA} | PBUSCTL5 | $\overline{DREQ1}$ | — | I | — | J14 | K13 | K13 | K13 |
| $\overline{R/W}$ | PBUSCTL4 | — | — | O | 96 | J13 | L16 | L16 | L16 |
| $\overline{TSIZ1}$ | PBUSCTL3 | DACK1 | — | O | — | P6 | N8 | N8 | N8 |
| $\overline{TSIZ0}$ | PBUSCTL2 | DACK0 | — | O | — | P7 | P8 | P8 | P8 |
| \overline{TS} | PBUSCTL1 | DACK2 | — | O | — | H13 | K16 | K16 | K16 |
| \overline{TIP} | PBUSCTL0 | $\overline{DREQ0}$ | — | O | — | H12 | K15 | K15 | K15 |
| Chip Selects | | | | | | | | | |
| \overline{CS} [7:4] | PCS[7:4] | — | — | O | — | B9, A10, C10, A11 | C12, A13, C13, A14 | C12, A13, C13, A14 | C12, A13, C13, A14 |
| \overline{CS} [3:2] | PCS[3:2] | SD_CS[1:0] | — | O | 134,133 | A9, C9 | B12, D12 | B12, D12 | B12, D12 |
| $\overline{CS1}$ | PCS1 | — | — | O | 130 | B10 | B13 | B13 | B13 |
| $\overline{CS0}$ | — | — | — | O | 129 | D10 | D13 | D13 | D13 |
| SDRAM Controller | | | | | | | | | |

Signal Descriptions

Table 2. MCF523x Signal Information and Muxing (continued)

| Signal Name | GPIO | Alternate 1 | Alternate 2 | Dir. ¹ | MCF5232 160 QFP | MCF5232 196 MAPBGA | MCF5233 256 MAPBGA | MCF5234 256 MAPBGA | MCF5235 256 MAPBGA |
|---------------------------------|-------------|---------------------------|-------------|-------------------|--------------------------------------|--|---|---|---|
| $\overline{\text{SD_WE}}$ | PSDRAM5 | — | — | O | 93 | K13 | L13 | L13 | L13 |
| $\overline{\text{SD_SCAS}}$ | PSDRAM4 | — | — | O | 92 | K12 | M15 | M15 | M15 |
| $\overline{\text{SD_SRAS}}$ | PSDRAM3 | — | — | O | 91 | K11 | M14 | M14 | M14 |
| $\overline{\text{SD_CKE}}$ | PSDRAM2 | — | — | O | — | E8 | C10 | C10 | C10 |
| $\overline{\text{SD_CS}}[1:0]$ | PSDRAM[1:0] | — | — | O | — | L12, L13 | N15, M13 | N15, M13 | N15, M13 |
| External Interrupts Port | | | | | | | | | |
| $\overline{\text{IRQ}}[7:3]$ | PIRQ[7:3] | — | — | I | IRQ7=64 IRQ4=65 | N7, M7, L7, P8, N8 | R8, T8, N9, P9, R9 | R8, T8, N9, P9, R9 | R8, T8, N9, P9, R9 |
| $\overline{\text{IRQ2}}$ | PIRQ2 | $\overline{\text{DREQ2}}$ | — | I | — | M8 | T9 | T9 | T9 |
| $\overline{\text{IRQ1}}$ | PIRQ1 | — | — | I | 66 | L8 | N10 | N10 | N10 |
| eTPU | | | | | | | | | |
| TPUCH31 | — | ECOL | — | | — | — | F3 | — | F3 |
| TPUCH30 | — | ECRS | — | | — | — | F4 | — | F4 |
| TPUCH29 | — | ERXCLK | — | | — | — | E3 | — | E3 |
| TPUCH28 | — | ERXDV | — | | — | — | E4 | — | E4 |
| TPUCH[27:24] | — | ERXD[3:0] | — | | — | — | D3, D4, C3, C4 | — | D3, D4, C3, C4 |
| TPUCH23 | — | ERXER | — | | — | — | D5 | — | D5 |
| TPUCH22 | — | ETXCLK | — | | — | — | C5 | — | C5 |
| TPUCH21 | — | ETXEN | — | | — | — | D6 | — | D6 |
| TPUCH20 | — | ETXER | — | | — | — | C6 | — | C6 |
| TPUCH[19:16] | — | ETXD[3:0] | — | | — | — | B6, B5, A5, B7 | — | B6, B5, A5, B7 |
| TPUCH[15:0] | — | — | — | | 11, 10, 7:2, 159:154, 152, 151 | E2, E1, D1 D2, D3, C1, C2, B1, B2, A2, C3, B3, A3, A4, C4, BR | F2, E1, E2, D1, D2, C1, C2, B1, B2, A2, B3, A3, B4, A4, A6, A7 | F2, E1, E2, D1, D2, C1, C2, B1, B2, A2, B3, A3, B4, A4, A6, A7 | F2, E1, E2, D1, D2, C1, C2, B1, B2, A2, B3, A3, B4, A4, A6, A7 |
| TCRCLK | PETPU2 | — | — | | 12 | E3 | F1 | F1 | F1 |
| UTPUODIS | PETPU1 | — | — | | — | H10 | J13 | J13 | J13 |
| LTPUODIS | PETPU0 | — | — | | — | G10 | J14 | J14 | J14 |
| FEC | | | | | | | | | |
| EMDIO | PFECI2C2 | I2C_SDA | U2RXD | I/O | — | — | — | C7 | C7 |
| EMDC | PFECI2C3 | I2C_SCL | U2TXD | O | — | — | — | D7 | D7 |
| ECOL | — | — | — | I | — | — | — | F3 | F3 |

Table 2. MCF523x Signal Information and Muxing (continued)

| Signal Name | GPIO | Alternate 1 | Alternate 2 | Dir. ¹ | MCF5232 160 QFP | MCF5232 196 MAPBGA | MCF5233 256 MAPBGA | MCF5234 256 MAPBGA | MCF5235 256 MAPBGA |
|---|----------|---------------------------|-------------|-------------------|-----------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| ECRS | — | — | — | I | — | — | — | F4 | F4 |
| ERXCLK | — | — | — | I | — | — | — | E3 | E3 |
| ERXDV | — | — | — | I | — | — | — | E4 | E4 |
| ERXD[3:0] | — | — | — | I | — | — | — | D3, D4, C3, C4 | D3, D4, C3, C4 |
| ERXER | — | — | — | I | — | — | — | D5 | D5 |
| ETXCLK | — | — | — | I | — | — | — | C5 | C5 |
| ETXEN | — | — | — | O | — | — | — | D6 | D6 |
| ETXER | — | — | — | O | — | — | — | C6 | C6 |
| ETXD[3:0] | — | — | — | O | — | — | — | B6, B5, A5, B7 | B6, B5, A5, B7 |
| Feature Control | | | | | | | | | |
| eTPU/ $\overline{\text{EthENB}}$ | — | — | — | I | — | — | — | — | M4 |
| I²C | | | | | | | | | |
| I2C_SDA | PFECI2C1 | CAN0RX | — | I/O | — | J12 | L15 | L15 | L15 |
| I2C_SCL | PFECI2C0 | CAN0TX | — | I/O | — | J11 | L14 | L14 | L14 |
| DMA | | | | | | | | | |
| DACK[2:0] and $\overline{\text{DREQ}}[2:0]$ do not have a dedicated bond pads. Please refer to the following pins for muxing: $\overline{\text{TS}}$ and DT2OUT for DACK2, TSIZ1 and DT1OUT for DACK1, $\overline{\text{TSIZ0}}$ and DT0OUT for DACK0, $\overline{\text{IRQ2}}$ and DT2IN for $\overline{\text{DREQ2}}$, $\overline{\text{TEA}}$ and DT1IN for $\overline{\text{DREQ1}}$, and $\overline{\text{TIP}}$ and DT0IN for $\overline{\text{DREQ0}}$. | | | | | — | — | — | — | — |
| QSPI | | | | | | | | | |
| QSPI_CS1 | PQSPI4 | SD_CKE | — | O | 139 | B7 | B10 | B10 | B10 |
| QSPI_CS0 | PQSPI3 | — | — | O | 147 | A6 | D9 | D9 | D9 |
| QSPI_CLK | PQSPI2 | I2C_SCL | — | O | 148 | C5 | B8 | B8 | B8 |
| QSPI_DIN | PQSPI1 | I2C_SDA | — | I | 149 | B5 | C8 | C8 | C8 |
| QSPI_DOUT | PQSPI0 | — | — | O | 150 | A5 | D8 | D8 | D8 |
| UARTs | | | | | | | | | |
| U2TXD | PUARTH1 | CAN1TX | — | O | — | A8 | D11 | D11 | D11 |
| U2RXD | PUARTH0 | CAN1RX | — | I | — | A7 | D10 | D10 | D10 |
| $\overline{\text{U1CTS}}$ | PUARTL7 | $\overline{\text{U2CTS}}$ | — | I | — | B8 | C11 | C11 | C11 |
| $\overline{\text{U1RTS}}$ | PUARTL6 | $\overline{\text{U2RTS}}$ | — | O | — | C8 | B11 | B11 | B11 |
| U1TXD | PUARTL5 | CAN0TX | — | O | 135 | D9 | A12 | A12 | A12 |

Table 2. MCF523x Signal Information and Muxing (continued)

| Signal Name | GPIO | Alternate 1 | Alternate 2 | Dir. ¹ | MCF5232 160 QFP | MCF5232 196 MAPBGA | MCF5233 256 MAPBGA | MCF5234 256 MAPBGA | MCF5235 256 MAPBGA |
|-----------------------------|---------|--------------------|-------------|-------------------|-----------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| U1RXD | PUARTL4 | CAN0RX | — | I | 136 | D8 | A11 | A11 | A11 |
| $\overline{U0CTS}$ | PUARTL3 | — | — | I | — | F3 | G1 | G1 | G1 |
| $\overline{U0RTS}$ | PUARTL2 | — | — | O | — | G3 | H3 | H3 | H3 |
| U0TXD | PUARTL1 | — | — | O | 14 | F1 | H2 | H2 | H2 |
| U0RXD | PUARTL0 | — | — | I | 13 | F2 | G2 | G2 | G2 |
| DMA Timers | | | | | | | | | |
| DT3IN | PTIMER7 | $\overline{U2CTS}$ | QSPI_CS2 | I | — | H14 | J15 | J15 | J15 |
| DT3OUT | PTIMER6 | $\overline{U2RTS}$ | QSPI_CS3 | O | — | G14 | J16 | J16 | J16 |
| DT2IN | PTIMER5 | $\overline{DREQ2}$ | DT2OUT | I | — | M9 | P10 | P10 | P10 |
| DT2OUT | PTIMER4 | DACK2 | — | O | — | L9 | R10 | R10 | R10 |
| DT1IN | PTIMER3 | $\overline{DREQ1}$ | DT1OUT | I | — | L6 | P7 | P7 | P7 |
| DT1OUT | PTIMER2 | DACK1 | — | O | — | M6 | R7 | R7 | R7 |
| DT0IN | PTIMER1 | $\overline{DREQ0}$ | — | I | — | E4 | G4 | G4 | G4 |
| DT0OUT | PTIMER0 | DACK0 | — | O | — | F4 | G3 | G3 | G3 |
| BDM/JTAG² | | | | | | | | | |
| DSCLK | — | TRST | — | I | 70 | N9 | N11 | N11 | N11 |
| PSTCLK | — | TCLK | — | O | 68 | P9 | T10 | T10 | T10 |
| \overline{BKPT} | — | TMS | — | I | 71 | P10 | P11 | P11 | P11 |
| DSI | — | TDI | — | I | 73 | M10 | T11 | T11 | T11 |
| DSO | — | TDO | — | O | 72 | N10 | R11 | R11 | R11 |
| JTAG_EN | — | — | — | I | 78 | K9 | N13 | N13 | N13 |
| DDATA[3:0] | — | — | — | O | — | M12, N12, P12, L11 | N14, P14, T13, R13 | N14, P14, T13, R13 | N14, P14, T13, R13 |
| PST[3:0] | — | — | — | O | 77:74 | M11, N11, P11, L10 | T12, R12, P12, N12 | T12, R12, P12, N12 | T12, R12, P12, N12 |

Table 2. MCF523x Signal Information and Muxing (continued)

| Signal Name | GPIO | Alternate 1 | Alternate 2 | Dir. ¹ | MCF5232 160 QFP | MCF5232 196 MAPBGA | MCF5233 256 MAPBGA | MCF5234 256 MAPBGA | MCF5235 256 MAPBGA |
|-----------------------|------|-------------|-------------|-------------------|---|--|--|--------------------------|--------------------------|
| Test | | | | | | | | | |
| TEST | — | — | — | I | 18 | F5 | J4 | J4 | J4 |
| PLL_TEST | — | — | — | I | — | | R14 | R14 | R14 |
| Power Supplies | | | | | | | | | |
| VDDPLL | — | — | — | I | 87 | M13 | P15 | | |
| VSSPLL | — | — | — | I | 84 | L14 | R15 | | |
| OVDD | — | — | — | I | 1, 9, 17, 32, 41, 55, 62, 69, 81, 90, 95, 105, 114, 128, 132, 138, 146 | E5, E7, E10, F7, F9, G6, G8, H7, H8, H9, J6, J8, J10, K5, K6, K8 | E6:11, F5, F7:10, F12, G5, G6, G11, G12, H5, H6, H11, H12, J5, J6, J11, J12, K5, K6, K11, K12, L5, L7:10, L12, M6:M11 | | |
| VSS | — | — | — | I | 8, 16, 25, 31, 40, 54, 61, 67, 80, 88, 94, 104, 113, 127, 131, 137, 145, 153, 160 | A1, A14, E6, E9, F6, F8, F10, G7, G9, H6, J5, J7, J9, K7, P1, P14 | A1, A16, E5, E12, F6, F11, F16, G7:10, H7: 10, J1, J7:10, K7:10, L6, L11, M5, M12, N16, T1, T6, T16 | | |
| VDD | — | — | — | I | 15, 53, 103, 144 | D6, F11, G4, L4 | A8, G16, H1, T5 | | |

¹ Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

² If JTAG_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

5 Design Recommendations

5.1 Layout


- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF523x.
- See application note AN1259, *System Design and Layout Techniques for Noise Reduction in Processor-Based Systems*.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.

5.2 Power Supply

- 33 μF , 0.1 μF , and 0.01 μF across each power supply

5.2.1 Supply Voltage Sequencing and Separation Cautions

Figure 1 shows situations in sequencing the I/O V_{DD} (OV_{DD}), PLL V_{DD} (V_{DDPLL}), and Core V_{DD} (V_{DD}). OV_{DD} is specified relative to V_{DD} .



Notes:

1. V_{DD} should not exceed OV_{DD} or V_{DDPLL} by more than 0.4 V at any time, including power-up.
2. Recommended that V_{DD} should track $OV_{\text{DD}}/V_{\text{DDPLL}}$ up to 0.9 V, then separate for completion of ramps.
3. Input voltage must not be greater than the supply voltage (OV_{DD} , V_{DD} , or V_{DDPLL}) by more than 0.5 V at any time, including during power-up.
4. Use 1 ms or slower rise time for all supplies.

Figure 1. Supply Voltage Sequencing and Separation Cautions

5.2.1.1 Power Up Sequence

If OV_{DD} is powered up with V_{DD} at 0 V, then the sense circuits in the I/O pads cause all pad output drivers connected to the OV_{DD} to be in a high impedance state. There is no limit on how long after OV_{DD} powers up before V_{DD} must power up. V_{DD} should not lead the OV_{DD} or V_{DDPLL} by more than 0.4 V during power ramp-up, or there will be high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 μs to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

1. Use 1 ms or slower rise time for all supplies.
2. V_{DD} and $OV_{\text{DD}}/V_{\text{DDPLL}}$ should track up to 0.9 V, then separate for the completion of ramps with OV_{DD} going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

5.2.1.2 Power Down Sequence

If V_{DD} is powered down first, then sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after V_{DD} powers down before OV_{DD}/V_{DDPLL} must power down. V_{DD} should not lag OV_{DD} or V_{DDPLL} going low by more than 0.4 V during power down or there will be undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

1. Drop V_{DD} to 0 V.
2. Drop OV_{DD}/V_{DDPLL} supplies.

5.3 Decoupling

- Place the decoupling caps as close to the pins as possible, but they can be outside the footprint of the package.
- 0.1 μ F and 0.01 μ F at each supply input

5.4 Buffering

- Use bus buffers on all data/address lines for all off-board accesses and for all on-board accesses when excessive loading is expected. See [Section 7, “Electrical Characteristics.”](#)

5.5 Pull-up Recommendations

- Use external pull-up resistors on unused inputs. See pin table.

5.6 Clocking Recommendations

- Use a multi-layer board with a separate ground plane.
- Place the crystal and all other associated components as close to the EXTAL and XTAL (oscillator pins) as possible.
- Do not run a high frequency trace around crystal circuit.
- Ensure that the ground for the bypass capacitors is connected to a solid ground trace.
- Tie the ground trace to the ground pin nearest EXTAL and XTAL. This prevents large loop currents in the vicinity of the crystal.
- Tie the ground pin to the most solid ground in the system.
- Do not connect the trace that connects the oscillator and the ground plane to any other circuit element. This tends to make the oscillator unstable.
- Tie XTAL to ground when an external oscillator is clocking the device.

5.7 Interface Recommendations

5.7.1 SDRAM Controller

5.7.1.1 SDRAM Controller Signals in Synchronous Mode

Table 3 shows the behavior of SDRAM signals in synchronous mode.

Table 3. Synchronous DRAM Signal Connections

| Signal | Description |
|---------------------------------|--|
| $\overline{\text{SD_SRAS}}$ | Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. $\overline{\text{SD_SRAS}}$ should be connected to the corresponding SDRAM $\overline{\text{SD_SRAS}}$. Do not confuse $\overline{\text{SD_SRAS}}$ with the DRAM controller's $\overline{\text{SD_CS}}[1:0]$, which should not be interfaced to the SDRAM $\overline{\text{SD_SRAS}}$ signals. |
| $\overline{\text{SD_SCAS}}$ | Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. $\overline{\text{SD_SCAS}}$ should be connected to the corresponding signal labeled $\overline{\text{SD_SCAS}}$ on the SDRAM. |
| DRAMW | DRAM read/write. Asserted for write operations and negated for read operations. |
| $\overline{\text{SD_CS}}[1:0]$ | Row address strobe. Select each memory block of SDRAMs connected to the MCF523x. One $\overline{\text{SD_CS}}$ signal selects one SDRAM block and connects to the corresponding $\overline{\text{CS}}$ signals. |
| SD_CKE | Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality. |
| $\overline{\text{BS}}[3:0]$ | Column address strobe. For synchronous operation, $\overline{\text{BS}}[3:0]$ function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs. |
| CLKOUT | Bus clock output. Connects to the CLK input of SDRAMs. |

5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5235 Reference Manual* for details on address multiplexing.

5.7.2 Ethernet PHY Transceiver Connection

The FEC supports both an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R_CNTRL[MII_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Table 4. MII Mode

| Signal Description | MCF523x Pin |
|--------------------|-------------|
| Transmit clock | ETXCLK |
| Transmit enable | ETXEN |
| Transmit data | ETXD[3:0] |

Table 4. MII Mode (continued)

| Signal Description | MCF523x Pin |
|--------------------------------|-------------|
| Transmit error | ETXER |
| Collision | ECOL |
| Carrier sense | ECRS |
| Receive clock | ERXCLK |
| Receive enable | ERXDV |
| Receive data | ERXD[3:0] |
| Receive error | ERXER |
| Management channel clock | EMDC |
| Management channel serial data | EMDIO |

The serial mode interface operates in what is generally referred to as AMD mode. The MCF523x configuration for seven-wire serial mode connections to the external transceiver are shown in [Table 5](#).

Table 5. Seven-Wire Mode Configuration

| Signal Description | MCF523x Pin |
|--------------------------------------|-------------|
| Transmit clock | ETXCLK |
| Transmit enable | ETXEN |
| Transmit data | ETXD[0] |
| Collision | ECOL |
| Receive clock | ERXCLK |
| Receive enable | ERXDV |
| Receive data | ERXD[0] |
| Unused, configure as PB14 | ERXER |
| Unused input, tie to ground | ECRS |
| Unused, configure as PB[13:11] | ERXD[3:1] |
| Unused output, ignore | ETXER |
| Unused, configure as PB[10:8] | ETXD[3:1] |
| Unused, configure as PB15 | EMDC |
| Input after reset, connect to ground | EMDIO |

Refer to the M523xEVB evaluation board user's manual for an example of how to connect an external PHY. Schematics for this board are accessible at the MCF5235 site by navigating to: <http://www.freescale.com/coldfire>.

5.7.3 FlexCAN

The FlexCAN module interface to the CAN bus is composed of 2 pins: CANTX and CANRX, which are the serial transmitted data and the serial received data. The use of an external CAN transceiver to interface to the CAN bus is generally required. The transceiver is capable of driving the large current needed for the CAN bus and has current protection, against a defective CAN bus or defective stations.

5.7.4 BDM

Use the BDM interface as shown in the M523xEVB evaluation board user's manual. The schematics for this board are accessible at the Freescale website at: <http://www.freescale.com/coldfire>.

6 Mechanicals/Pinouts and Part Numbers

This section contains drawings showing the pinout and the packaging and mechanical characteristics of the MCF523x devices. See [Table 2](#) for a list the signal names and pin locations for each device.

6.1 Pinout—196 MAPBGA

The following figure shows a pinout of the MCF5232CVMxxx package.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | |
|---|---------|---------|---------------------------|--------|-----------|--------------------------|---------------------------|---------------------------|------------------------------------|--------------------------|-----------------------------|-----------------------------|-----------------------------|-------------------------|---|
| A | VSS | TPUCH6 | TPUCH3 | TPUCH2 | QSPI_DOUT | QSPI_CS0 | U2RXD | U2TXD | $\overline{\text{CS}}_3$ | $\overline{\text{CS}}_6$ | $\overline{\text{CS}}_4$ | A20 | A17 | VSS | A |
| B | TPUCH8 | TPUCH7 | TPUCH4 | TPUCH0 | QSPI_DIN | $\overline{\text{BS}}_3$ | QSPI_CS1 | $\overline{\text{U1CTS}}$ | $\overline{\text{CS}}_7$ | $\overline{\text{CS}}_1$ | A23 | A19 | A16 | A15 | B |
| C | TPUCH10 | TPUCH9 | TPUCH5 | TPUCH1 | QSPI_CLK | $\overline{\text{BS}}_2$ | $\overline{\text{BS}}_0$ | $\overline{\text{U1RTS}}$ | $\overline{\text{CS}}_2$ | $\overline{\text{CS}}_5$ | A22 | A18 | A14 | A13 | C |
| D | TPUCH13 | TPUCH12 | TPUCH11 | NC | NC | VDD | $\overline{\text{BS}}_1$ | U1RXD/ CAN0RX | U1TXD/ CAN0TX | $\overline{\text{CS}}_0$ | A21 | A12 | A11 | A10 | D |
| E | TPUCH14 | TPUCH15 | TCRCLK | DT0IN | OVDD | VSS | OVDD | SD_CKE | VSS | OVDD | A9 | A8 | A7 | A6 | E |
| F | U0TXD | U0RXD | $\overline{\text{U0CTS}}$ | DT0OUT | TEST | VSS | OVDD | VSS | OVDD | VSS | VDD | A5 | A4 | A3 | F |
| G | D31 | D30 | $\overline{\text{U0RTS}}$ | VDD | CLKMOD1 | OVDD | VSS | OVDD | VSS | LTPU ODIS | A2 | A1 | A0 | DT3OUT | G |
| H | D29 | D28 | D27 | D26 | CLKMOD0 | VSS | OVDD | OVDD | OVDD | UTPU ODIS | $\overline{\text{TA}}$ | $\overline{\text{TP}}$ | $\overline{\text{TS}}$ | DT3IN | H |
| J | D25 | D24 | D23 | D22 | VSS | OVDD | VSS | OVDD | VSS | OVDD | I2C_SCL | I2C_SDA | R $\overline{\text{W}}$ | $\overline{\text{TEA}}$ | J |
| K | D21 | D20 | D19 | D18 | OVDD | OVDD | VSS | OVDD | JTAG_EN | $\overline{\text{RCON}}$ | $\overline{\text{SD_SRAS}}$ | $\overline{\text{SD_SCAS}}$ | $\overline{\text{SD_WE}}$ | CLKOUT | K |
| L | D17 | D16 | D10 | VDD | D3 | DT1IN | $\overline{\text{IRQ}}_5$ | $\overline{\text{IRQ}}_1$ | DT2OUT | PST0 | DDATA0 | $\overline{\text{SD_CS}}_1$ | $\overline{\text{SD_CS}}_0$ | VSSPLL | L |
| M | D15 | D13 | D9 | D6 | D2 | DT1OUT | $\overline{\text{IRQ}}_6$ | $\overline{\text{IRQ}}_2$ | DT2IN | TDI/DSI | PST3 | DDATA3 | VDDPLL | EXTAL | M |
| N | D14 | D12 | D8 | D5 | D1 | $\overline{\text{OE}}$ | $\overline{\text{IRQ}}_7$ | $\overline{\text{IRQ}}_3$ | $\overline{\text{TRST}}/$ DSCLK | TDO/DSO | PST2 | DDATA2 | $\overline{\text{RESET}}$ | XTAL | N |
| P | VSS | D11 | D7 | D4 | D0 | TSIZ1 | TSIZ0 | $\overline{\text{IRQ}}_4$ | TCLK/ PSTCLK | TMS/ BKPT | PST1 | DDATA1 | $\overline{\text{RSTOUT}}$ | VSS | P |

Figure 2. MCF5232CVMxxx Pinout (196 MAPBGA)

6.2 Package Dimensions—196 MAPBGA

Figure 3 shows MCF5232CVMxxx package dimensions.




Figure 3. 196 MAPBGA Package Dimensions (Case No. 1128A-01)

6.2.1 Pinout—256 MAPBGA

Figure 4 through Figure 6 show pinouts of the MCF5233CVMxxx, MCF5234CVMxxx, and MCF5235CVMxxx packages.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|---|---------|-------------|-------------|---------|---------|---------|-------------------|---------------|--------------|------------------|------------------|------------------|--------------|--------------------|--------------------|--------|---|
| A | VSS | TPUCH6 | TPUCH4 | TPUCH2 | TPUCH17 | TPUCH1 | TPUCH0 | VDD | BS1 | BS0 | U1RXD/ CAN0RX | U1TXD/ CAN0TX | CS6 | CS4 | A21 | VSS | A |
| B | TPUCH8 | TPUCH7 | TPUCH5 | TPUCH3 | TPUCH18 | TPUCH19 | TPUCH16 | QSPL_ CLK | BS2 | QSPL_ CS1 | U1RTS | CS3 | CS1 | A23 | A20 | A19 | B |
| C | TPUCH10 | TPUCH9 | TPUCH25 | TPUCH24 | TPUCH22 | TPUCH20 | I2C_SDA/ U2RXD | QSPL_ DIN | BS3 | SD_CKE | U1CTS | CS7 | CS5 | A22 | A18 | A17 | C |
| D | TPUCH12 | TPUCH11 | TPUCH27 | TPUCH26 | TPUCH23 | TPUCH21 | I2C_SCL/ U2TXD | QSPL_ DOUT | QSPL_ CS0 | U2RXD/ CAN1RX | U2TXD/ CAN1TX | CS2 | CS0 | A14 | A15 | A16 | D |
| E | TPUCH14 | TPUCH13 | TPUCH29 | TPUCH28 | VSS | OVDD | OVDD | OVDD | OVDD | OVDD | OVDD | VSS | A10 | A11 | A12 | A13 | E |
| F | TCRCLK | TPUCH15 | TPUCH31 | TPUCH30 | OVDD | VSS | OVDD | OVDD | OVDD | OVDD | VSS | OVDD | A7 | A8 | A9 | VSS | F |
| G | U0CTS | U0RXD | DT0OUT | DT0IN | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | A4 | A5 | A6 | VDD | G |
| H | VDD | U0TXD | U0RTS | NC | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | A0 | A1 | A2 | A3 | H |
| J | VSS | CLK MOD0 | CLK MOD1 | TEST | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | UTPU ODIS | LTPU ODIS | DT3IN | DT3OUT | J |
| K | D28 | D29 | D30 | D31 | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | TEA | TA | TIP | TS | K |
| L | D24 | D25 | D26 | D27 | OVDD | VSS | OVDD | OVDD | OVDD | OVDD | VSS | OVDD | SD_WE | I2C_SCL/ CAN0TX | I2C_SDA/ CAN0RX | R/W | L |
| M | D21 | D22 | D23 | NC | VSS | OVDD | OVDD | OVDD | OVDD | OVDD | OVDD | VSS | SD_ CS0 | SD_ SRAS | SD_ SCAS | CLKOUT | M |
| N | D19 | D20 | D13 | D9 | NC | D3 | D0 | TSIZ1 | IRQ5 | IRQ1 | TRST/ DSCLK | PST0 | JTAG_ EN | DDATA3 | SD_CS1 | VSS | N |
| P | D17 | D18 | D12 | D8 | D5 | D2 | DT1IN | TSIZ0 | IRQ4 | DT2IN | TMS/ BKPT | PST1 | RCON | DDATA2 | VDDPLL | EXTAL | P |
| R | D16 | D15 | D11 | D7 | D4 | D1 | DT1OUT | IRQ7 | IRQ3 | DT2OUT | TDO/ DSO | PST2 | DDATA0 | PLL_ TEST | VSSPLL | XTAL | R |
| T | VSS | D14 | D10 | D6 | VDD | VSS | OE | IRQ6 | IRQ2 | TCLK/ PSTCLK | TDI/DSI | PST3 | DDATA1 | RSTOUT | RESET | VSS | T |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |

Figure 4. MCF5233CVMxxx Pinout (256 MAPBGA)

Mechanicals/Pinouts and Part Numbers

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|---|--------------------|-------------|-------------|--------|--------|--------|-----------------|-------------------|-------------------|-------------------|-----------------------------|------------------|----------------------|-------------------------|-----------------------|-----------------|---|
| A | VSS | TPUCH6 | TPUCH4 | TPUCH2 | ETXD1 | TPUCH1 | TPUCH0 | VDD | $\overline{BS1}$ | $\overline{BS0}$ | U1RXD/ CAN0RX | U1TXD/ CAN0TX | $\overline{CS6}$ | $\overline{CS4}$ | A21 | VSS | A |
| B | TPUCH8 | TPUCH7 | TPUCH5 | TPUCH3 | ETXD2 | ETXD3 | ETXD0 | QSPI_ CLK | $\overline{BS2}$ | QSPI_ CS1 | $\overline{U1RTS}$ | $\overline{CS3}$ | $\overline{CS1}$ | A23 | A20 | A19 | B |
| C | TPUCH10 | TPUCH9 | ERXD1 | ERXD0 | ETXCLK | ETXER | EMDIO | QSPI_ DIN | $\overline{BS3}$ | SD_CKE | $\overline{U1CTS}$ | $\overline{CS7}$ | $\overline{CS5}$ | A22 | A18 | A17 | C |
| D | TPUCH12 | TPUCH11 | ERXD3 | ERXD2 | ERXER | ETXEN | EMDC | QSPI_ DOUT | QSPI_ CS0 | U2RXD | U2TXD | $\overline{CS2}$ | $\overline{CS0}$ | A14 | A15 | A16 | D |
| E | TPUCH14 | TPUCH13 | ERXCLK | ERXDV | VSS | OVDD | OVDD | OVDD | OVDD | OVDD | OVDD | VSS | A10 | A11 | A12 | A13 | E |
| F | TCRCLK | TPUCH15 | ECOL | ECRS | OVDD | VSS | OVDD | OVDD | OVDD | OVDD | VSS | OVDD | A7 | A8 | A9 | VSS | F |
| G | $\overline{U0CTS}$ | U0RXD | DT0OUT | DT0IN | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | A4 | A5 | A6 | VDD | G |
| H | VDD | U0TXD | U0RTS | NC | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | A0 | A1 | A2 | A3 | H |
| J | VSS | CLK MOD0 | CLK MOD1 | TEST | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | UTPU ODIS | LTPU ODIS | DT3IN | DT3OUT | J |
| K | D28 | D29 | D30 | D31 | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | \overline{TEA} | \overline{TA} | \overline{TIP} | \overline{TS} | K |
| L | D24 | D25 | D26 | D27 | OVDD | VSS | OVDD | OVDD | OVDD | OVDD | VSS | OVDD | $\overline{SD_WE}$ | I2C_SCL/ CAN0TX | I2C_SDA/ CAN0RX | R/W | L |
| M | D21 | D22 | D23 | NC | VSS | OVDD | OVDD | OVDD | OVDD | OVDD | OVDD | VSS | $\overline{SD_CS0}$ | $\overline{SD_SRAS}$ | $\overline{SD_SCAS}$ | CLKOUT | M |
| N | D19 | D20 | D13 | D9 | NC | D3 | D0 | TSIZ1 | $\overline{IRQ5}$ | $\overline{IRQ1}$ | $\overline{TRST}/$ DSCLK | PST0 | JTAG_ EN | DDATA3 | $\overline{SD_CS1}$ | VSS | N |
| P | D17 | D18 | D12 | D8 | D5 | D2 | DT1IN | TSIZ0 | $\overline{IRQ4}$ | DT2IN | TMS/ BKPT | PST1 | \overline{RCON} | DDATA2 | VDDPLL | EXTAL | P |
| R | D16 | D15 | D11 | D7 | D4 | D1 | DT1OUT | $\overline{IRQ7}$ | $\overline{IRQ3}$ | DT2OUT | TDO/ DSO | PST2 | DDATA0 | PLL_ TEST | VSSPLL | XTAL | R |
| T | VSS | D14 | D10 | D6 | VDD | VSS | \overline{OE} | $\overline{IRQ6}$ | $\overline{IRQ2}$ | TCLK/ PSTCLK | TDI/DSI | PST3 | DDATA1 | \overline{RST} OUT | \overline{RESET} | VSS | T |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |

Figure 5. MCF5234CVMxxx Pinout (256 MAPBGA)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|---|--------------------|-------------|--------------------|-------------------|--------------------|-------------------|-----------------------------|-------------------|-------------------|-------------------|-----------------------------|------------------|----------------------|-----------------------|-----------------------|-----------------|---|
| A | VSS | TPUCH6 | TPUCH4 | TPUCH2 | TPUCH17/ ETXD1 | TPUCH1 | TPUCH0 | VDD | $\overline{BS1}$ | $\overline{BS0}$ | U1RXD/ CAN0RX | U1TXD/ CAN0TX | $\overline{CS6}$ | $\overline{CS4}$ | A21 | VSS | A |
| B | TPUCH8 | TPUCH7 | TPUCH5 | TPUCH3 | TPUCH18/ ETXD2 | TPUCH19/ ETXD3 | TPUCH16/ ETXD0 | QSPI_ CLK | $\overline{BS2}$ | QSPI_ CS1 | $\overline{U1RTS}$ | $\overline{CS3}$ | $\overline{CS1}$ | A23 | A20 | A19 | B |
| C | TPUCH10 | TPUCH9 | TPUCH25/ ERXD1 | TPUCH24/ ERXD0 | TPUCH22/ ETXCLK | TPUCH20/ ETXER | I2C_SDA/ U2RXD/ EMDIO | QSPI_ DIN | $\overline{BS3}$ | SD_CKE | $\overline{U1CTS}$ | $\overline{CS7}$ | $\overline{CS5}$ | A22 | A18 | A17 | C |
| D | TPUCH12 | TPUCH11 | TPUCH27/ ERXD3 | TPUCH26/ ERXD2 | TPUCH23/ ERXER | TPUCH21/ ETXEN | I2C_SCL/ U2TXD/ EMDC | QSPI_ DOUT | QSPI_ CS0 | U2RXD/ CAN1RX | U2TXD/ CAN1TX | $\overline{CS2}$ | $\overline{CS0}$ | A14 | A15 | A16 | D |
| E | TPUCH14 | TPUCH13 | TPUCH29/ ERXCLK | TPUCH2/ ERXDV | VSS | OVDD | OVDD | OVDD | OVDD | OVDD | OVDD | VSS | A10 | A11 | A12 | A13 | E |
| F | TCRCLK | TPUCH15 | TPUCH31/ ECOL | TPUCH30/ ECSR | OVDD | VSS | OVDD | OVDD | OVDD | OVDD | VSS | OVDD | A7 | A8 | A9 | VSS | F |
| G | $\overline{U0CTS}$ | U0RXD | DT0OUT | DT0IN | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | A4 | A5 | A6 | VDD | G |
| H | VDD | U0TXD | $\overline{U0RTS}$ | NC | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | A0 | A1 | A2 | A3 | H |
| J | VSS | CLK MOD0 | CLK MOD1 | TEST | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | UTPU ODIS | LTPU ODIS | DT3IN | DT3OUT | J |
| K | D28 | D29 | D30 | D31 | OVDD | OVDD | VSS | VSS | VSS | VSS | OVDD | OVDD | \overline{TEA} | \overline{TA} | \overline{TIP} | \overline{TS} | K |
| L | D24 | D25 | D26 | D27 | OVDD | VSS | OVDD | OVDD | OVDD | OVDD | VSS | OVDD | $\overline{SD_WE}$ | I2C_SCL/ CAN0TX | I2C_SDA/ CAN0RX | R/W | L |
| M | D21 | D22 | D23 | eTPU/ EthENB | VSS | OVDD | OVDD | OVDD | OVDD | OVDD | OVDD | VSS | $\overline{SD_CS0}$ | $\overline{SD_SRAS}$ | $\overline{SD_SCAS}$ | CLKOUT | M |
| N | D19 | D20 | D13 | D9 | NC | D3 | D0 | TSIZ1 | $\overline{IRQ5}$ | $\overline{IRQ1}$ | $\overline{TRST}/$ DSCLK | PST0 | JTAG_ EN | DDATA3 | $\overline{SD_CS1}$ | VSS | N |
| P | D17 | D18 | D12 | D8 | D5 | D2 | DT1IN | TSIZ0 | $\overline{IRQ4}$ | DT2IN | TMS/ BKPT | PST1 | \overline{RCON} | DDATA2 | VDDPLL | EXTAL | P |
| R | D16 | D15 | D11 | D7 | D4 | D1 | DT1OUT | $\overline{IRQ7}$ | $\overline{IRQ3}$ | DT2OUT | TDO/ DSO | PST2 | DDATA0 | PLL_ TEST | VSSPLL | XTAL | R |
| T | VSS | D14 | D10 | D6 | VDD | VSS | \overline{OE} | $\overline{IRQ6}$ | $\overline{IRQ2}$ | TCLK/ PSTCLK | TDI/DSI | PST3 | DDATA1 | \overline{RSTOUT} | \overline{RESET} | VSS | T |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |

Figure 6. MCF5235CVMxxx Pinout (256 MAPBGA)

6.2.2 Package Dimensions—256 MAPBGA

Figure 7 shows MCF5235CVMxxx, MCF5234CVMxxx, and MCF5233CVMxx package dimensions.




Figure 7. 256 MAPBGA Package Outline

6.3 Pinout—160 QFP

Figure 8 shows a pinout of the MCF5232CABxxx package.






Figure 8. MCF5232CABxxx Pinout (160 QFP)

6.4 Package Dimensions—160 QFP

Figure 9 shows MCF5232CAB80 package dimensions.



- NOTES
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER
 3. DATUM PLAN -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
 4. DATUMS -A-, -B-, AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|-------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 27.90 | 28.10 | 1.098 | 1.106 |
| B | 27.90 | 28.10 | 1.098 | 1.106 |
| C | 3.35 | 3.85 | 0.132 | 1.106 |
| D | 0.22 | 0.38 | 0.009 | 0.015 |
| E | 3.20 | 3.50 | 0.126 | 0.138 |
| F | 0.22 | 0.33 | 0.009 | 0.013 |
| G | 0.65 BSC | | 0.026 REF | |
| H | 0.25 | 0.35 | 0.010 | 0.014 |
| J | 0.11 | 0.23 | 0.004 | 0.009 |
| K | 0.70 | 0.90 | 0.028 | 0.035 |
| L | 25.35 BSC | | 0.998 REF | |
| M | 5° | 16° | 5° | 16° |
| N | 0.11 | 0.19 | 0.004 | 0.007 |
| P | 0.325 BSC | | 0.013 REF | |
| Q | 0° | 7° | 0° | 7° |
| R | 0.13 | 0.30 | 0.005 | 0.012 |
| S | 31.00 | 31.40 | 1.220 | 1.236 |
| T | 0.13 | — | 0.005 | — |
| U | 0° | — | 0° | — |
| V | 31.00 | 31.40 | 1.220 | 1.236 |
| W | 0.4 | — | 0.016 | — |
| X | 1.60 REF | | 0.063 REF | |
| Y | 1.33 REF | | 0.052 REF | |
| Z | 1.33 REF | | 0.052 REF | |

Case 864A-03
Figure 9. 160 QFP Package Dimensions

6.5 Ordering Information

Table 6. Orderable Part Numbers

| Freescale Part Number | Description | Package | Speed | Lead-Free? | Temperature |
|-----------------------|------------------------------|------------|--------|------------|----------------|
| MCF5232CAB80 | MCF5232 RISC Microprocessor | 160 QFP | 80MHz | Yes | -40° to +85° C |
| MCF5232CVM100 | MCF5232 RISC Microprocessor | 196 MAPBGA | 100MHz | Yes | -40° to +85° C |
| MCF5232CVM150 | MCF5232 RISC Microprocessor | 196 MAPBGA | 150MHz | Yes | -40° to +85° C |
| MCF5233CVM100 | MCF5233 RISC Microprocessor | 256 MAPBGA | 100MHz | Yes | -40° to +85° C |
| MCF5233CVM150 | MCF5233 RISC Microprocessor | 256 MAPBGA | 150MHz | Yes | -40° to +85° C |
| MCF5234CVM100 | MCF5234 RISC Microprocessor | 256 MAPBGA | 100MHz | Yes | -40° to +85° C |
| MCF5234CVM150 | MCF5234 RISC Microprocessor | 256 MAPBGA | 150MHz | Yes | -40° to +85° C |
| MCF5235CVM100 | MCF5235 RISC Microprocessor | 256 MAPBGA | 100MHz | Yes | -40° to +85° C |
| MCF5235CVM150 | MCF5235 RISC Microprocessor | 256 MAPBGA | 150MHz | Yes | -40° to +85° C |
| MCF5235CVF150 | MCF5235 RISC Microprocessor, | 256 MAPBGA | 150MHz | No | -40° to +85° C |

7 Electrical Characteristics

This chapter contains electrical specification tables and reference timing diagrams for the MCF5235 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5235.

NOTE

The parameters specified in this processor document supersede any values found in the module specifications.

7.1 Maximum Ratings

Table 7. Absolute Maximum Ratings^{1, 2}

| Rating | Symbol | Value | Unit |
|--|--------------------------|----------------|------|
| Core Supply Voltage | V_{DD} | - 0.5 to +2.0 | V |
| Pad Supply Voltage | OV_{DD} | - 0.3 to +4.0 | V |
| PLL Supply Voltage | V_{DDPLL} | - 0.3 to +4.0 | V |
| Digital Input Voltage ³ | V_{IN} | - 0.3 to + 4.0 | V |
| Instantaneous Maximum Current Single pin limit (applies to all pins) ^{3,4,5} | I_D | 25 | mA |
| Operating Temperature Range (Packaged) | T_A ($T_L - T_H$) | - 40 to 85 | °C |
| Storage Temperature Range | T_{stg} | - 65 to 150 | °C |

Electrical Characteristics

- ¹ Functional operating conditions are given in DC Electrical Specifications. Absolute Maximum Ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.
- ² This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or OV_{DD}).
- ³ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁴ All functional non-supply pins are internally clamped to V_{SS} and OV_{DD} .
- ⁵ Power supply must maintain regulation within operating OV_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > OV_{DD}$) is greater than I_{DD} , the injection current may flow out of OV_{DD} and could result in external power supply going out of regulation. Insure external OV_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the processor is not consuming power (ex; no clock). Power supply must maintain regulation within operating OV_{DD} range during instantaneous and operating maximum current conditions.

7.2 Thermal Characteristics

The below table lists thermal resistance values.

Table 8. Thermal Characteristics

| Characteristic | | Symbol | 256 MAPBGA | 196 MAPBGA | 160 QFP | Unit |
|---|-------------------------|----------------|-------------------|-------------------|-------------------|------|
| Junction to ambient, natural convection | Four layer board (2s2p) | θ_{JMA} | 26 ^{1,2} | 32 ^{1,2} | 40 ^{1,2} | °C/W |
| Junction to ambient (@200 ft/min) | Four layer board (2s2p) | θ_{JMA} | 23 ^{1,2} | 29 ^{1,2} | 36 ^{1,2} | °C/W |
| Junction to board | | θ_{JB} | 15 ³ | 20 ³ | 25 ³ | °C/W |
| Junction to case | | θ_{JC} | 10 ⁴ | 10 ⁴ | 10 ⁴ | °C/W |
| Junction to top of package | | Ψ_{jt} | 2 ^{1,5} | 2 ^{1,5} | 2 ^{1,5} | °C/W |
| Maximum operating junction temperature | | T_j | 102 | 104 | 105 ⁶ | °C |

¹ θ_{JMA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JMA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

² Per JEDEC JESD51-6 with the board horizontal.

³ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁴ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁵ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

⁶ At 100MHz.

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \Theta_{JMA}) \quad (1)$$

Where:

T_A = Ambient Temperature, °C

Θ_{JMA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$, Watts - Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \Theta_{JMA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

7.3 DC Electrical Specifications

Table 9. DC Electrical Specifications¹

| Characteristic | Symbol | Min | Typical | Max | Unit |
|--|-------------|-----------------------|---------|-----------------------|---------------|
| Core Supply Voltage | V_{DD} | 1.4 | — | 1.6 | V |
| Pad Supply Voltage | OV_{DD} | 3.0 | — | 3.6 | V |
| PLL Supply Voltage | V_{DDPLL} | 3.0 | — | 3.6 | V |
| Input High Voltage | V_{IH} | $0.7 \times OV_{DD}$ | — | 3.65 | V |
| Input Low Voltage | V_{IL} | $V_{SS} - 0.3$ | — | $0.35 \times OV_{DD}$ | V |
| Input Hysteresis | V_{HYS} | $0.06 \times OV_{DD}$ | — | — | mV |
| Input Leakage Current $V_{in} = V_{DD}$ or V_{SS} , Input-only pins | I_{in} | -1.0 | — | 1.0 | μA |
| High Impedance (Off-State) Leakage Current $V_{in} = V_{DD}$ or V_{SS} , All input/output and output pins | I_{OZ} | -1.0 | — | 1.0 | μA |
| Output High Voltage (All input/output and all output pins) $I_{OH} = -5.0$ mA | V_{OH} | $OV_{DD} - 0.5$ | — | — | V |
| Output Low Voltage (All input/output and all output pins) $I_{OL} = 5.0$ mA | V_{OL} | — | — | 0.5 | V |
| Weak Internal Pull Up Device Current, tested at V_{IL} Max. ² | I_{APU} | -10 | — | -130 | μA |