



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Addendum for New QFN Package Migration

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to [Freescale.com](http://Freescale.com) and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.

Part Number	Package Description	Original (gold wire) package document number	Current (copper wire) package document number
MC68HC908JW32	48 QFN	98ARH99048A	98ASA00466D
MC9S08AC16			
MC9S908AC60			
MC9S08AC128			
MC9S08AW60			
MC9S08GB60A			
MC9S08GT16A			
MC9S08JM16			
MC9S08JM60			
MC9S08LL16			
MC9S08QE128			
MC9S08QE32			
MC9S08RG60			
MCF51CN128			
MC9RS08LA8	48 QFN	98ARL10606D	98ASA00466D
MC9S08GT16A	32 QFN	98ARH99035A	98ASA00473D
MC9S908QE32	32 QFN	98ARE10566D	98ASA00473D
MC9S908QE8	32 QFN	98ASA00071D	98ASA00736D
MC9S08JS16	24 QFN	98ARL10608D	98ASA00734D
MC9S08QB8			
MC9S08QG8	24 QFN	98ARL10605D	98ASA00474D
MC9S08SH8	24 QFN	98ARE10714D	98ASA00474D
MC9RS08KB12	24 QFN	98ASA00087D	98ASA00602D
MC9S08QG8	16 QFN	98ARE10614D	98ASA00671D
MC9RS08KB12	8 DFN	98ARL10557D	98ASA00672D
MC9S08QG8			
MC9RS08KA2	6 DFN	98ARL10602D	98ASA00735D

# MC68HC908JW32

Data Sheet

***M68HC08***  
***Microcontrollers***

MC68HC908JW32  
Rev. 6  
3/2009

[freescale.com](http://freescale.com)



# MC68HC908JW32

## Data Sheet

---

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://www.freescale.com>

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.  
This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc., 2005, 2006, 2009. All rights reserved.

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

## Revision History

Date	Revision Level	Description
January, 2005	2	First general release.
March, 2005	3	Second general release. Cleaned typos.
October, 2006	4	Table 4-1. Instruction Set Summary — Updated definition for the STOP instruction and added WAIT instruction.
		5.4 I/O Signals — Removed subsections referring to $V_{DDA}$ and $V_{SSA}$ .
		Figure 5-1. CGM Block Diagram — Corrected references to $V_{DDA}$ and $V_{SSA}$ to $V_{DD}$ and $V_{SS}$ .
		Figure 5-3. CGM External Connections — Removed $V_{DD}$ connection to $V_{DDPLL}$ .
		Figure 5-10. PLL Filter — Corrected reference to $V_{SSA}$ to $V_{SS}$ .
		Figure 7-1. Monitor Mode Circuit — Corrected $V_{DDPLL}$ connection.
		Chapter 20 Ordering Information and Mechanical Specifications — Combined ordering information and mechanical specifications. Updated package dimensions to the latest available at time of publication.
October, 2006	5	1.7.2 Analog Power Supply ( $V_{DDPLL}$ and $V_{SSPLL}$ ) — Reworked for clarity.
March, 2009	6	<a href="#">Figure 1-3. 48-Pin LQFP and QFN Pin Assignment</a> — Corrected pin numbers 37 through 48 Added 48-pin LQFP package information Added 52-pin LQFP package information Added five port B pins for the 52-pin package, and added supporting information In <a href="#">Table 5-1. Numeric Examples</a> , corrected numeric example values In <a href="#">Chapter 6 System Integration Module (SIM)</a> , updated functional details In <a href="#">Chapter 7 Monitor Mode (MON)</a> , updated and corrected functional details In <a href="#">Chapter 18 Break Module (BRK)</a> , corrected break module information In <a href="#">19.8 Crystal Oscillator Characteristics</a> , corrected crystal characteristics

# List of Chapters

Chapter 1 General Description . . . . .	17
Chapter 2 Memory . . . . .	25
Chapter 3 Configuration Registers (CONFIG) . . . . .	41
Chapter 4 Central Processor Unit (CPU) . . . . .	45
Chapter 5 Clock Generator Module (CGM) . . . . .	57
Chapter 6 System Integration Module (SIM) . . . . .	75
Chapter 7 Monitor Mode (MON) . . . . .	93
Chapter 8 Timer Interface Module (TIM) . . . . .	107
Chapter 9 Timebase Module (TBM) . . . . .	123
Chapter 10 Serial Peripheral Interface Module (SPI) . . . . .	127
Chapter 11 USB 2.0 FS Module . . . . .	147
Chapter 12 PS2 Clock Generator (PS2CLK) . . . . .	163
Chapter 13 Input/Output (I/O) Ports . . . . .	167
Chapter 14 External Interrupt (IRQ) . . . . .	185
Chapter 15 Keyboard Interrupt Module (KBI) . . . . .	191
Chapter 16 Computer Operating Properly (COP) . . . . .	197
Chapter 17 Low-Voltage Inhibit (LVI) . . . . .	201
Chapter 18 Break Module (BRK) . . . . .	205
Chapter 19 Electrical Specifications . . . . .	211
Chapter 20 Ordering Information and Mechanical Specifications . . . . .	221





**List of Chapters**

# Table of Contents

## List of Chapters

### Table of Contents

#### Chapter 1 General Description

1.1	Introduction	17
1.2	Features	17
1.3	MCU Block Diagram	18
1.4	Pin Assignments	19
1.5	Clock Tree	20
1.6	Power Management	21
1.7	Pin Function	21
1.7.1	Power Supply Pins ( $V_{DD}$ and $V_{SS}$ )	21
1.7.2	Analog Power Supply ( $V_{DDPLL}$ and $V_{SSPLL}$ )	22
1.7.3	Internal Voltage Regulator Supply (REG25V, REG33V, and $V_{SS33}$ )	22
1.7.4	Oscillator Pins (OSC1 and OSC2)	22
1.7.5	External Reset Pin ( $\overline{RST}$ )	23
1.7.6	External Interrupt Pin ( $\overline{IRQ}$ )	23
1.7.7	External Filter Capacitor Pin (CGMXFC)	23
1.7.8	Port A Input/Output (I/O) Pins (PTA7–PTA0)	23
1.7.9	Port B Input/Output (I/O) Pins (PTB7–PTB0)	23
1.7.10	Port C Input/Output (I/O) Pins (PTC3–PTC0)	23
1.7.11	Port D Input/Output (I/O) Pins (PTD7–PTD0)	23
1.7.12	Port E Input/Output (I/O) Pins (PTE7–PTE2)	23

#### Chapter 2 Memory

2.1	Introduction	25
2.2	Input/Output I/O Section	25
2.3	Monitor ROM	25
2.4	Random-Access Memory (RAM)	35
2.5	FLASH Memory	35
2.5.1	Functional Description	35
2.5.2	FLASH Control Register	36
2.5.3	FLASH Page Erase Operation	36
2.5.4	FLASH Mass Erase Operation	37
2.5.5	FLASH Program Operation	37
2.5.6	FLASH Protection	38
2.5.7	FLASH Block Protect Register	40

**Chapter 3**  
**Configuration Registers (CONFIG)**

3.1	Introduction . . . . .	41
3.2	Functional Description . . . . .	41
3.3	Configuration Register 1 (CONFIG1) . . . . .	42
3.4	Configuration Register 2 (CONFIG2) . . . . .	43

**Chapter 4**  
**Central Processor Unit (CPU)**

4.1	Introduction . . . . .	45
4.2	Features . . . . .	45
4.3	CPU Registers . . . . .	45
4.3.1	Accumulator . . . . .	46
4.3.2	Index Register . . . . .	46
4.3.3	Stack Pointer . . . . .	47
4.3.4	Program Counter . . . . .	47
4.3.5	Condition Code Register . . . . .	48
4.4	Arithmetic/Logic Unit (ALU) . . . . .	49
4.5	Low-Power Modes . . . . .	49
4.5.1	Wait Mode . . . . .	49
4.5.2	Stop Mode . . . . .	49
4.6	CPU During Break Interrupts . . . . .	49
4.7	Instruction Set Summary . . . . .	50
4.8	Opcode Map . . . . .	55

**Chapter 5**  
**Clock Generator Module (CGM)**

5.1	Introduction . . . . .	57
5.2	Features . . . . .	57
5.3	Functional Description . . . . .	57
5.3.1	Oscillator Module . . . . .	59
5.3.2	Phase-Locked Loop Circuit (PLL) . . . . .	59
5.3.3	PLL Circuits . . . . .	60
5.3.4	Acquisition and Tracking Modes . . . . .	61
5.3.5	Manual and Automatic PLL Bandwidth Modes . . . . .	61
5.3.6	Programming the PLL . . . . .	62
5.3.7	Special Programming Exceptions . . . . .	64
5.3.8	Base Clock Selector Circuit . . . . .	64
5.3.9	CGM External Connections . . . . .	65
5.4	I/O Signals . . . . .	66
5.4.1	Crystal Amplifier Input Pin (OSC1) . . . . .	66
5.4.2	Crystal Amplifier Output Pin (OSC2) . . . . .	66
5.4.3	External Filter Capacitor Pin (CGMXFC) . . . . .	66
5.4.4	Oscillator Output Frequency Signal (CGMXCLK) . . . . .	66
5.4.5	CGM Reference Clock (CGMRCLK) . . . . .	66

5.4.6	CGM VCO Clock Output (CGMVCLK) . . . . .	66
5.4.7	CGM Base Clock Output (CGMOUT) . . . . .	66
5.4.8	CGM CPU Interrupt (CGMINT) . . . . .	66
5.5	CGM Registers . . . . .	67
5.5.1	PLL Control Register . . . . .	67
5.5.2	PLL Bandwidth Control Register . . . . .	69
5.5.3	PLL Multiplier Select Registers . . . . .	70
5.5.4	PLL VCO Range Select Register . . . . .	70
5.5.5	PLL Reference Divider Select Register . . . . .	71
5.6	Interrupts . . . . .	71
5.7	Special Modes . . . . .	72
5.7.1	Wait Mode . . . . .	72
5.7.2	Stop Mode . . . . .	72
5.7.3	CGM During Break Interrupts . . . . .	72
5.8	Acquisition/Lock Time Specifications . . . . .	73
5.8.1	Acquisition/Lock Time Definitions . . . . .	73
5.8.2	Parametric Influences on Reaction Time . . . . .	73
5.8.3	Choosing a Filter . . . . .	74

## Chapter 6 System Integration Module (SIM)

6.1	Introduction . . . . .	75
6.2	SIM Bus Clock Control and Generation . . . . .	77
6.2.1	Bus Timing . . . . .	77
6.2.2	Clock Start-up from POR or LVI Reset . . . . .	78
6.2.3	Clocks in Stop Mode and Wait Mode . . . . .	78
6.3	Reset and System Initialization . . . . .	78
6.3.1	External Pin Reset . . . . .	78
6.3.2	Active Resets from Internal Sources . . . . .	79
6.3.2.1	Power-On Reset . . . . .	79
6.3.2.2	Computer Operating Properly (COP) Reset . . . . .	80
6.3.2.3	Illegal Opcode Reset . . . . .	80
6.3.2.4	Illegal Address Reset . . . . .	81
6.3.2.5	Low-Voltage Inhibit (LVI) Reset . . . . .	81
6.3.2.6	Universal Serial Bus (USB) Reset . . . . .	81
6.4	SIM Counter . . . . .	81
6.4.1	SIM Counter During Power-On Reset . . . . .	81
6.4.2	SIM Counter During Stop Mode Recovery . . . . .	81
6.4.3	SIM Counter and Reset States . . . . .	82
6.5	Exception Control . . . . .	82
6.5.1	Interrupts . . . . .	82
6.5.1.1	Hardware Interrupts . . . . .	83
6.5.1.2	SWI Instruction . . . . .	84
6.5.2	Interrupt Status Registers . . . . .	84
6.5.2.1	Interrupt Status Register 1 . . . . .	85
6.5.2.2	Interrupt Status Register 2 . . . . .	85
6.5.2.3	Interrupt Status Register 3 . . . . .	85

## Table of Contents

6.5.3	Reset	87
6.5.4	Break Interrupts	87
6.5.5	Status Flag Protection in Break Mode	87
6.6	Low-Power Modes	87
6.6.1	Wait Mode	87
6.6.2	Stop Mode	89
6.7	SIM Registers	90
6.7.1	SIM Break Status Register	90
6.7.2	SIM Reset Status Register	90
6.7.3	SIM Break Flag Control Register	91

## Chapter 7 Monitor Mode (MON)

7.1	Introduction	93
7.2	Features	93
7.3	Functional Description	93
7.3.1	Entering Monitor Mode	95
7.3.2	Data Format	96
7.3.3	Break Signal	96
7.3.4	Baud Rate	97
7.3.5	Commands	97
7.4	Security	101
7.5	ROM-Resident Routines	103
7.5.1	PRGRNGE	104
7.5.2	ERARNGE	105
7.5.3	LDRNGE	106

## Chapter 8 Timer Interface Module (TIM)

8.1	Introduction	107
8.2	Features	107
8.3	Pin Name Conventions	107
8.4	Functional Description	108
8.4.1	TIM Counter Prescaler	109
8.4.2	Input Capture	109
8.4.3	Output Compare	110
8.4.3.1	Unbuffered Output Compare	110
8.4.3.2	Buffered Output Compare	110
8.4.4	Pulse Width Modulation (PWM)	111
8.4.4.1	Unbuffered PWM Signal Generation	111
8.4.4.2	Buffered PWM Signal Generation	112
8.4.4.3	PWM Initialization	112
8.5	Interrupts	113
8.6	Low-Power Modes	113
8.6.1	Wait Mode	113
8.6.2	Stop Mode	114

8.7	TIM During Break Interrupts . . . . .	114
8.8	I/O Signals . . . . .	114
8.8.1	TIM Clock Pin (PTC1/TCLK1) . . . . .	114
8.9	I/O Registers . . . . .	114
8.9.1	TIM Status and Control Register . . . . .	115
8.9.2	TIM Counter Registers . . . . .	116
8.9.3	TIM Counter Modulo Registers . . . . .	117
8.9.4	TIM Channel Status and Control Registers . . . . .	117
8.9.5	TIM Channel Registers . . . . .	120

## Chapter 9 Timebase Module (TBM)

9.1	Introduction . . . . .	123
9.2	Features . . . . .	123
9.3	Functional Description . . . . .	123
9.4	Timebase Register Description . . . . .	124
9.5	Interrupts . . . . .	125
9.6	Low-Power Modes . . . . .	126
9.6.1	Wait Mode . . . . .	126
9.6.2	Stop Mode . . . . .	126

## Chapter 10 Serial Peripheral Interface Module (SPI)

10.1	Introduction . . . . .	127
10.2	Features . . . . .	127
10.3	Pin Name Conventions and I/O Register Addresses . . . . .	127
10.4	Functional Description . . . . .	128
10.4.1	Master Mode . . . . .	128
10.4.2	Slave Mode . . . . .	130
10.5	Transmission Formats . . . . .	130
10.5.1	Clock Phase and Polarity Controls . . . . .	130
10.5.2	Transmission Format When CPHA = 0 . . . . .	131
10.5.3	Transmission Format When CPHA = 1 . . . . .	132
10.5.4	Transmission Initiation Latency . . . . .	132
10.6	Queuing Transmission Data . . . . .	133
10.7	Error Conditions . . . . .	134
10.7.1	Overflow Error . . . . .	135
10.7.2	Mode Fault Error . . . . .	136
10.8	Interrupts . . . . .	137
10.9	Resetting the SPI . . . . .	139
10.10	Low-Power Modes . . . . .	139
10.10.1	Wait Mode . . . . .	139
10.10.2	Stop Mode . . . . .	139
10.11	SPI During Break Interrupts . . . . .	139
10.12	I/O Signals . . . . .	140

## Table of Contents

10.12.1	MISO (Master In/Slave Out) . . . . .	140
10.12.2	MOSI (Master Out/Slave In) . . . . .	140
10.12.3	SPSCK (Serial Clock) . . . . .	140
10.12.4	$\overline{SS}$ (Slave Select) . . . . .	141
10.12.5	CGND (Clock Ground) . . . . .	142
10.13	I/O Registers . . . . .	142
10.13.1	SPI Control Register . . . . .	142
10.13.2	SPI Status and Control Register . . . . .	143
10.13.3	SPI Data Register . . . . .	145

## Chapter 11 USB 2.0 FS Module

11.1	Introduction . . . . .	147
11.2	Features . . . . .	147
11.3	USB Module Architecture . . . . .	148
11.3.1	USB Transceiver . . . . .	148
11.3.2	USB Control Logic . . . . .	149
11.3.3	USB Endpoint Configuration . . . . .	149
11.3.4	USB Requestor Processor . . . . .	150
11.3.4.1	Configuration Process . . . . .	151
11.3.4.2	Control Endpoint 0 . . . . .	151
11.3.5	Endpoint Controller . . . . .	151
11.3.5.1	OUT endpoint Data Transfer . . . . .	152
11.3.5.2	IN endpoint Data Transfer . . . . .	152
11.4	Interrupt Source . . . . .	152
11.5	USB Module Registers . . . . .	153
11.5.1	USB Control Register (USBCR) . . . . .	155
11.5.2	USB Status Register (USBSR) . . . . .	156
11.5.3	USB Status Interrupt Mask Register (USIMR) . . . . .	157
11.5.4	USB Endpoint 0 Control/Status Register (UEP0CSR) . . . . .	158
11.5.5	USB Endpoint 1–4 Control Status Register (UEP1CSR–UEP4CSR) . . . . .	159
11.5.6	USB Endpoint 1–4 Data Size Register (UEP1DSR–UEP4DSR) . . . . .	161
11.5.7	USB Endpoint 1/2 and 3/4 Base Pointer Register (UEP12BPR–UEP34BPR) . . . . .	161
11.5.8	USB Interface Control Register (UINTFCR) . . . . .	162
11.5.9	USB Endpoint 0 Data Register 7–0 (UE0D7–UE0D0) . . . . .	162

## Chapter 12 PS2 Clock Generator (PS2CLK)

12.1	Introduction . . . . .	163
12.2	Functional Description . . . . .	163
12.3	PS2 Clock Generator Control and Status Registers . . . . .	164

## Chapter 13 Input/Output (I/O) Ports

13.1	Introduction . . . . .	167
13.2	Port A . . . . .	170

13.2.1	Port A Data Register	170
13.2.2	Data Direction Register A	171
13.3	Port B	172
13.3.1	Port B Data Register	172
13.3.2	Data Direction Register B	172
13.4	Port C	174
13.4.1	Port C Data Register	174
13.4.2	Data Direction Register C	175
13.5	Port D	176
13.5.1	Port D Data Register	176
13.5.2	Data Direction Register D	176
13.6	Port E	178
13.6.1	Port E Data Register	178
13.6.2	Data Direction Register E	180
13.7	Port Options	182
13.7.1	Port Option Control Register 1	182
13.7.2	Port Option Control Register 2	182
13.7.3	Pullup Control Register (PULLCR)	183

## Chapter 14 External Interrupt (IRQ)

14.1	Introduction	185
14.2	Features	185
14.3	Functional Description	185
14.4	IRQ Pin	187
14.5	PTE3/D– Pin	188
14.6	IRQ Module During Break Interrupts	188
14.7	IRQ Status and Control Register	188
14.8	IRQ Option Control Register	189

## Chapter 15 Keyboard Interrupt Module (KBI)

15.1	Introduction	191
15.2	Features	191
15.3	Pin Name Conventions	191
15.4	Functional Description	192
15.4.1	Keyboard Initialization	193
15.5	I/O Registers	194
15.5.1	Keyboard Status and Control Register	194
15.5.2	Keyboard Interrupt Enable Register	195
15.6	Low-Power Modes	195
15.6.1	Wait Mode	195
15.6.2	Stop Mode	195
15.7	Keyboard Module During Break Interrupts	195



## Chapter 16 Computer Operating Properly (COP)

16.1	Introduction . . . . .	197
16.2	Functional Description . . . . .	197
16.3	I/O Signals . . . . .	198
16.3.1	CGMRCLK . . . . .	198
16.3.2	STOP Instruction . . . . .	198
16.3.3	COPCTL Write . . . . .	198
16.3.4	Power-On Reset. . . . .	198
16.3.5	Internal Reset. . . . .	198
16.3.6	Reset Vector Fetch . . . . .	199
16.3.7	COPD (COP Disable). . . . .	199
16.3.8	COPRS (COP Rate Select) . . . . .	199
16.4	COP Control Register . . . . .	199
16.5	Interrupts . . . . .	199
16.6	Monitor Mode . . . . .	200
16.7	Low-Power Modes . . . . .	200
16.7.1	Wait Mode . . . . .	200
16.7.2	Stop Mode . . . . .	200
16.8	COP Module During Break Mode . . . . .	200

## Chapter 17 Low-Voltage Inhibit (LVI)

17.1	Introduction . . . . .	201
17.2	Features. . . . .	201
17.3	Functional Description . . . . .	201
17.3.1	Low $V_{DD}$ Detector . . . . .	202
17.3.2	Polled LVI Operation . . . . .	202
17.3.3	Forced Reset Operation. . . . .	202
17.3.4	Voltage Hysteresis Protection . . . . .	202
17.4	LVI Status Register . . . . .	203
17.5	LVI Interrupts . . . . .	203
17.6	Low-Power Modes . . . . .	203
17.6.1	Wait Mode . . . . .	203
17.6.2	Stop Mode . . . . .	203

## Chapter 18 Break Module (BRK)

18.1	Introduction . . . . .	205
18.2	Features. . . . .	205
18.3	Functional Description . . . . .	206
18.3.1	Flag Protection During Break Interrupts. . . . .	206
18.3.2	CPU During Break Interrupts . . . . .	206
18.3.3	TIMI and TIM2 During Break Interrupts . . . . .	207
18.3.4	COP During Break Interrupts . . . . .	207

18.4	Low-Power Modes . . . . .	207
18.4.1	Wait Mode . . . . .	207
18.5	Break Module Registers . . . . .	207
18.5.1	Break Status and Control Register . . . . .	207
18.5.2	Break Address Registers . . . . .	208
18.5.3	SIM Break Status Register . . . . .	208
18.5.4	SIM Break Flag Control Register . . . . .	209

## Chapter 19 Electrical Specifications

19.1	Introduction . . . . .	211
19.2	Absolute Maximum Ratings . . . . .	211
19.3	Functional Operating Range . . . . .	212
19.4	Thermal Characteristics . . . . .	212
19.5	DC Electrical Characteristics . . . . .	213
19.6	Control Timing . . . . .	214
19.7	Internal RC Clock Timing . . . . .	214
19.8	Crystal Oscillator Characteristics . . . . .	215
19.9	USB DC Electrical Characteristic . . . . .	215
19.10	Timer Interface Module Characteristics . . . . .	216
19.11	FLASH Program/Erase Timing . . . . .	216
19.12	CGM Electrical Specifications . . . . .	216
19.13	5.0V SPI Characteristics . . . . .	217

## Chapter 20 Ordering Information and Mechanical Specifications

20.1	Introduction . . . . .	221
20.2	Ordering Information . . . . .	221
20.3	Package Dimensions . . . . .	221



**Table of Contents**

# Chapter 1

## General Description

### 1.1 Introduction

The MC68HC908JW32 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

### 1.2 Features

Features of the MC68HC908JW32 include:

- High-performance M68HC08 architecture
- Fully upward-compatible object code with M6805, M146805, and M68HC05 Families
- 8-MHz internal bus frequency
- 88-kHz internal RC clock for timebase wakeup
- 32-Kbytes of on-chip FLASH memory with security<sup>(1)</sup>
- 1-Kbytes of on-chip random-access memory (RAM)
- On-chip programming firmware for use with host PC computer
- Clock generation module (CGM)
- Up to 34 general-purpose 5V input/output (I/O) pins, including:
  - Keyboard interrupts on 8 pins
  - Direct drive for normal LED on 8 pins
  - High current drive for PS/2 connection on 2 pins (with USB module disabled)
- Serial peripheral interface module (SPI)
- PS2 clock generator module
- 16-bit, 2-channel timer interface module (TIM) with selectable rising and falling edges input capture, output compare, PWM capability on each channel, and external clock input option
- Full universal serial bus (USB) specification 2.0 full-speed functions:
  - 12 Mbps data rate
  - On-chip 3.3V regulator
  - Endpoint 0 with 8-byte transmit buffer and 8-byte receive buffer
  - 64 bytes endpoint buffer to share among endpoints 1–4
- System protection features:
  - Optional computer operating properly (COP) reset
  - Optional low-voltage detection with reset
  - Illegal opcode detection with reset
  - Illegal address detection with reset
- Low-power design (fully static with stop and wait modes)
- Master reset pin with internal pull-up and power-on reset

1. No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH/ROM difficult for unauthorized users.

## General Description

- External asynchronous interrupt pin with internal pull-up ( $\overline{\text{IRQ}}$ )
- 48-pin quad flat non-leaded package (QFN)

## 1.3 MCU Block Diagram






Figure 1-1. MC68HC908JW32 Block Diagram

# 1.4 Pin Assignments



**Figure 1-2. 52-Pin LQFP Pin Assignment**



NC = No Connection

Figure 1-3. 48-Pin LQFP and QFN Pin Assignment

## 1.5 Clock Tree

Figure 1-4 shows the clock tree diagram for the MC68HC908JW32.




Figure 1-4. Clock Tree Diagram

## 1.6 Power Management

Figure 1-5 shows the power management diagram for MC68HC908JW32.




Figure 1-5. Power Management Diagram


## 1.7 Pin Function

### 1.7.1 Power Supply Pins ( $V_{DD}$ and $V_{SS}$ )

$V_{DD}$  and  $V_{SS}$  are the power supply and ground pins. The MCU operates from a single power supply.

Fast signal transitions on MCU pins place high, short-duration current demands on the power supply. To prevent noise problems, take special care to provide power supply bypassing at the MCU as Figure 1-6 shows. Place the C1 bypass capacitor as close to the MCU as possible. Use a high-frequency-response ceramic capacitor for C1. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.





NOTE: Component values shown represent typical applications.

**Figure 1-6. Power Supply Bypassing**

$V_{SS}$  must be grounded for proper MCU operation.

### 1.7.2 Analog Power Supply ( $V_{DDPLL}$ and $V_{SSPLL}$ )

$V_{DDPLL}$  is the internal voltage regulator supply for the CGM module of the device. It is recommended that a decoupling capacitor be connected between the  $V_{DDPLL}$  and  $V_{SSPLL}$  pins placing it as close to the pins as possible.

### 1.7.3 Internal Voltage Regulator Supply (REG25V, REG33V, and $V_{SS33}$ )

VREG25 is the internal core voltage regulator supply. VREG33 and VSS33 are the internal USB voltage regulator supply.

### 1.7.4 Oscillator Pins (OSC1 and OSC2)

The OSC1 and OSC2 pins are the connections for the on-chip oscillator circuit.

### 1.7.5 External Reset Pin ( $\overline{\text{RST}}$ )

A logic 0 on the  $\overline{\text{RST}}$  pin forces the MCU to a known start-up state.  $\overline{\text{RST}}$  is bidirectional, allowing a reset of the entire system. It is driven low when any internal reset source is asserted. A schmitt-trigger and a spike filter is associated with this pin so that the device is more robust to EMC noise. This pin also contains an internal pullup resistor.

### 1.7.6 External Interrupt Pin ( $\overline{\text{IRQ}}$ )

$\overline{\text{IRQ}}$  is an asynchronous external interrupt pin. This pin contains an internal pullup resistor.

### 1.7.7 External Filter Capacitor Pin (CGMXFC)

CGMXFC is an external filter connection for the on-chip PLL.

### 1.7.8 Port A Input/Output (I/O) Pins (PTA7–PTA0)

PTA7–PTA0 are special function, bidirectional ports pins. These pins are shared with KBI module.

### 1.7.9 Port B Input/Output (I/O) Pins (PTB7–PTB0)

PTB7–PTB0 are special function, bidirectional ports pins. These pins can be programmable as open-drain output with high current sourcing capability and has built-in programmable pull up resistor.

### 1.7.10 Port C Input/Output (I/O) Pins (PTC3–PTC0)

PTC0–PTC3 are bidirectional ports pins. PTC0–PTC2 are shared with TIMER channel 0, channel 1 and TCLK1 pins respectively.

### 1.7.11 Port D Input/Output (I/O) Pins (PTD7–PTD0)

PTD7–PTD0 are bidirectional ports pins. Pullup option are associated with PTD2, 3 and 7. The option is default enabled after reset.

### 1.7.12 Port E Input/Output (I/O) Pins (PTE7–PTE2)

PTE7–PTE2 are special function, bidirectional ports pins. PTE2–PTE3 are shared with USB 2.0 FS module. PTE2 is shared with PS2 clock module. PTE4–PTE7 are shared with SPI module.