



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MC68HC908MR8

## Technical Data

**M68HC08**  
**Microcontrollers**

**Rev. 4.1**  
**MC68HC908MR8/D**  
**August 16, 2005**

*freescale.com*





# MC68HC908MR8

## Technical Data — Rev 4.0

---

---

*Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part. Freescale, Inc. is an Equal Opportunity/Affirmative Action Employer.*

© Freescale, Inc., 2005





## List of Paragraphs

Section 1. General Description .....	29
Section 2. Memory Map .....	37
Section 3. Random-Access Memory (RAM) .....	53
Section 4. FLASH Memory .....	55
Section 5. Configuration Register (CONFIG) .....	67
Section 6. Central Processor Unit (CPU) .....	71
Section 7. System Integration Module (SIM) .....	89
Section 8. Clock Generator Module (CGM).....	111
Section 9. Pulse-Width Modulator for Motor Control (PWMMC) .....	139
Section 10. Monitor ROM (MON) .....	187
Section 11. Timer Interface A (TIMA).....	199
Section 12. Timer Interface B (TIMB).....	223
Section 13. Serial Communications Interface (SCI)...	247
Section 14. Input/Output (I/O) Ports .....	279
Section 15. Computer Operating Properly (COP) ....	291
Section 16. External Interrupt (IRQ) .....	297
Section 17. Low-Voltage Inhibit (LVI) .....	305
Section 18. Analog-to-Digital Converter (ADC).....	311
Section 19. Power-On Reset (POR) .....	327



## List of Paragraphs

<b>Section 20. Break (BRK)</b> . . . . .	<b>329</b>
<b>Section 21. Electrical Specifications</b> . . . . .	<b>339</b>
<b>Section 22. Mechanical Specifications</b> . . . . .	<b>351</b>
<b>Section 23. Ordering Information</b> . . . . .	<b>355</b>
<b>Technical Data — Revision History</b> . . . . .	<b>357</b>

## Table of Contents

### Section 1. General Description

1.1	Contents . . . . .	29
1.2	Introduction . . . . .	29
1.3	Features . . . . .	30
1.4	MCU Block Diagram . . . . .	31
1.5	Pin Assignments . . . . .	33
1.5.1	Power Supply Pins ( $V_{DD}$ and $V_{SS}$ ) . . . . .	34
1.5.2	Oscillator Pins (OSC1 and OSC2) . . . . .	34
1.5.3	External Reset Pin ( $\overline{RST}$ ) . . . . .	34
1.5.4	External Interrupt Pin ( $\overline{IRQ}$ ) . . . . .	35
1.5.5	CGM Power Supply Pins ( $V_{DDA}$ and $V_{SSA}$ ) . . . . .	35
1.5.6	ADC Reference Voltage Input Pin ( $V_{REFH}$ ) . . . . .	35
1.5.7	External Filter Capacitor Pin (CGMXFC) . . . . .	35
1.5.8	Port A Input/Output (I/O) Pins (PTA6/ATD6–PTA0/ATD0) . . . . .	35
1.5.9	Port B I/O Pins (PTB6/TCHB1–PTB0/RxD) . . . . .	36
1.5.10	Port C I/O Pins (PTC1/FAULT1–PTC0/FAULT4) . . . . .	36
1.5.11	PWM Pins (PWM6–PWM1) . . . . .	36

### Section 2. Memory Map

2.1	Contents . . . . .	37
2.2	Introduction . . . . .	37
2.3	Unimplemented Memory Locations . . . . .	38
2.4	Reserved Memory Locations . . . . .	38
2.5	I/O Section . . . . .	39
2.6	Monitor ROM . . . . .	52



## Section 3. Random-Access Memory (RAM)

3.1	Contents . . . . .	53
3.2	Introduction . . . . .	53
3.3	Functional Description . . . . .	53

## Section 4. FLASH Memory

4.1	Contents . . . . .	55
4.2	Introduction . . . . .	55
4.2.1	Functional Description . . . . .	56
4.2.2	FLASH Control Register . . . . .	57
4.2.3	FLASH Page Erase Operation . . . . .	58
4.2.4	FLASH Mass Erase Operation . . . . .	59
4.2.5	FLASH Program/Read Operation . . . . .	59
4.3	FLASH Programming Algorithm . . . . .	60
4.3.1	FLASH Block Protection . . . . .	62
4.3.2	FLASH Block Protect Register . . . . .	63
4.3.3	Low-Power Modes . . . . .	64
4.3.3.1	Wait Mode . . . . .	64
4.3.3.2	Stop Mode . . . . .	65

## Section 5. Configuration Register (CONFIG)

5.1	Contents . . . . .	67
5.2	Introduction . . . . .	67
5.3	CONFIG . . . . .	68
5.4	CONFIG Bits . . . . .	68

## Section 6. Central Processor Unit (CPU)

6.1	Contents . . . . .	71
6.2	Introduction . . . . .	71
6.3	Features . . . . .	72
6.4	CPU Registers . . . . .	72
6.4.1	Accumulator . . . . .	73
6.4.2	Index Register . . . . .	73
6.4.3	Stack Pointer . . . . .	74

6.4.4	Program Counter	75
6.4.5	Condition Code Register	76
6.5	Arithmetic/Logic Unit (ALU)	78
6.6	Low-Power Modes	78
6.6.1	Wait Mode	78
6.6.2	Stop Mode	78
6.7	Instruction Set Summary	79
6.8	Opcode Map	86

## Section 7. System Integration Module (SIM)

7.1	Contents	89
7.2	Introduction	90
7.3	SIM Bus Clock Control and Generation	93
7.3.1	Bus Timing	93
7.3.2	Clock Startup from POR or LVI Reset	93
7.3.3	Clocks in Wait Mode	94
7.4	Reset and System Initialization	94
7.4.1	External Pin Reset	94
7.4.2	Active Resets from Internal Sources	95
7.4.2.1	Power-On Reset (POR)	96
7.4.2.2	Computer Operating Properly (COP) Reset	97
7.4.2.3	Illegal Opcode Reset	98
7.4.2.4	Illegal Address Reset	98
7.4.2.5	Low-Voltage Inhibit (LVI) Reset	98
7.5	SIM Counter	99
7.5.1	SIM Counter During Power-On Reset	99
7.5.2	SIM Counter and Reset States	99
7.6	Exception Control	99
7.6.1	Interrupts	100
7.6.1.1	Hardware Interrupts	102
7.6.1.2	SWI Instruction	103
7.6.2	Reset	103
7.6.3	Status Flag Protection in Break Mode	103
7.7	Low-Power Mode	104
7.7.1	Wait Mode	104

7.7.2	Stop Mode	106
7.7.3	SIM Break Status Register	106
7.7.4	SIM Reset Status Register	108
7.7.5	SIM Break Flag Control Register	109

## Section 8. Clock Generator Module (CGM)

8.1	Contents	111
8.2	Introduction	112
8.3	Features	112
8.4	Functional Description	113
8.4.1	Crystal Oscillator Circuit	113
8.4.2	Phase-Locked Loop Circuit (PLL)	115
8.4.2.1	PLL Circuits	115
8.4.2.2	Acquisition and Tracking Modes	118
8.4.2.3	Manual and Automatic PLL Bandwidth Modes	118
8.4.2.4	Programming the PLL	120
8.4.2.5	Special Programming Exceptions	121
8.4.3	Base Clock Selector Circuit	121
8.4.4	CGM External Connections	122
8.5	I/O Signals	123
8.5.1	Crystal Amplifier Input Pin (OSC1)	123
8.5.2	Crystal Amplifier Output Pin (OSC2)	123
8.5.3	External Filter Capacitor Pin (CGMXFC)	123
8.5.4	PLL Analog Power Pin ( $V_{DDA}$ )	124
8.5.5	Oscillator Enable Signal (SIMOSCEN)	124
8.5.6	Crystal Output Frequency Signal (CGMXCLK)	124
8.5.7	CGM Base Clock Output (CGMOUT)	124
8.5.8	CGM CPU Interrupt (CGMINT)	124
8.6	CGM Registers	125
8.6.1	PLL Control Register	126
8.6.2	PLL Bandwidth Control Register	129
8.6.3	PLL Programming Register	131
8.7	Interrupts	132
8.8	Wait Mode	133
8.9	Stop Mode	133

8.10	CGM During Break Mode . . . . .	133
8.11	Acquisition/Lock Time Specifications . . . . .	134
8.11.1	Acquisition/Lock Time Definitions . . . . .	134
8.11.2	Parametric Influences on Reaction Time . . . . .	135
8.11.3	Choosing a Filter Capacitor . . . . .	136
8.11.4	Reaction Time Calculation . . . . .	137

## Section 9. Pulse-Width Modulator for Motor Control (PWMMC)

9.1	Contents . . . . .	139
9.2	Introduction . . . . .	140
9.3	Features . . . . .	141
9.4	Timebase . . . . .	146
9.4.1	Resolution . . . . .	146
9.4.2	Prescaler . . . . .	148
9.5	PWM Generators . . . . .	148
9.5.1	Load Operation . . . . .	148
9.5.2	PWM Data Overflow and Underflow Conditions . . . . .	152
9.6	Output Control . . . . .	152
9.6.1	Selecting Six Independent PWMs or Three Complementary PWM Pairs . . . . .	152
9.6.2	Dead-Time Insertion . . . . .	154
9.6.3	Output Polarity . . . . .	157
9.6.4	Output Port Control Register . . . . .	159
9.7	Fault Protection . . . . .	161
9.7.1	Fault Condition Input Pins . . . . .	164
9.7.1.1	Fault Pin Filter . . . . .	165
9.7.1.2	Automatic Mode . . . . .	165
9.7.1.3	Manual Mode . . . . .	167
9.7.2	Software Output Disable . . . . .	168
9.7.3	Output Port Control . . . . .	168
9.8	Initialization and the PWMMEN Bit . . . . .	169
9.9	PWM Operation in Wait Mode . . . . .	170
9.10	PWM Operation in Stop Mode . . . . .	170
9.11	PWM Operation in Break Mode . . . . .	171

9.12	Control Logic Block . . . . .	172
9.12.1	PWM Counter Registers . . . . .	172
9.12.2	PWM Counter Modulo Registers . . . . .	173
9.12.3	PWMx Value Registers . . . . .	174
9.12.4	PWM Control Register 1 . . . . .	175
9.12.5	PWM Control Register 2 . . . . .	177
9.12.6	Dead-Time Write-Once Register . . . . .	179
9.12.7	PWM Disable Mapping Write-Once Register . . . . .	179
9.12.8	Fault Control Register . . . . .	180
9.12.9	Fault Status Register . . . . .	181
9.12.10	Fault Acknowledge Register . . . . .	182
9.12.11	PWM Output Control Register . . . . .	184
9.13	PWM Glossary . . . . .	185

## Section 10. Monitor ROM (MON)

10.1	Contents . . . . .	187
10.2	Introduction . . . . .	187
10.3	Features . . . . .	187
10.4	Functional Description . . . . .	188
10.4.1	Entering Monitor Mode . . . . .	188
10.4.2	Forced Monitor Mode . . . . .	190
10.4.3	Baud Rate . . . . .	191
10.4.4	Data Format . . . . .	191
10.4.5	Echoing . . . . .	192
10.4.6	Break Signal . . . . .	192
10.4.7	Commands . . . . .	193
10.5	Security . . . . .	196

## Section 11. Timer Interface A (TIMA)

11.1	Contents . . . . .	199
11.2	Introduction . . . . .	200
11.3	Features . . . . .	200
11.4	Functional Description . . . . .	204
11.4.1	TIMA Counter Prescaler . . . . .	204
11.4.2	Input Capture . . . . .	204

11.4.3	Output Compare . . . . .	205
11.4.3.1	Unbuffered Output Compare . . . . .	206
11.4.3.2	Buffered Output Compare . . . . .	206
11.4.4	Pulse-Width Modulation (PWM) . . . . .	207
11.4.4.1	Unbuffered PWM Signal Generation . . . . .	208
11.4.4.2	Buffered PWM Signal Generation . . . . .	209
11.4.4.3	PWM Initialization . . . . .	210
11.5	Interrupts . . . . .	211
11.6	Wait Mode . . . . .	211
11.7	Stop Mode . . . . .	212
11.8	TIMA During Break Interrupts . . . . .	212
11.9	I/O Signals . . . . .	212
11.9.1	TIMA Clock Pin (PTB2/TCLKA) . . . . .	213
11.9.2	TIMA Channel I/O Pins (PTB3/TCH0A–PTB4/TCH1A) . . . . .	213
11.10	I/O Registers . . . . .	213
11.10.1	TIMA Status and Control Register . . . . .	214
11.10.2	TIMA Counter Registers . . . . .	216
11.10.3	TIMA Counter Modulo Registers . . . . .	217
11.10.4	TIMA Channel Status and Control Registers . . . . .	218
11.10.5	TIMA Channel Registers . . . . .	222

## Section 12. Timer Interface B (TIMB)

12.1	Contents . . . . .	223
12.2	Introduction . . . . .	224
12.3	Features . . . . .	224
12.4	Functional Description . . . . .	227
12.4.1	TIMB Counter Prescaler . . . . .	228
12.4.2	Input Capture . . . . .	228
12.4.3	Output Compare . . . . .	230
12.4.3.1	Unbuffered Output Compare . . . . .	230
12.4.3.2	Buffered Output Compare . . . . .	231
12.4.4	Pulse-Width Modulation (PWM) . . . . .	231
12.4.4.1	Unbuffered PWM Signal Generation . . . . .	232
12.4.4.2	Buffered PWM Signal Generation . . . . .	233
12.4.4.3	PWM Initialization . . . . .	234

12.5	Interrupts . . . . .	235
12.6	Wait Mode . . . . .	235
12.7	Stop Mode . . . . .	236
12.8	TIMB During Break Interrupts . . . . .	236
12.9	TIMB Channel I/O Pins (PTB5/TCH0B–PTB6/TCH1B) . . . . .	237
12.10	I/O Registers . . . . .	237
12.10.1	TIMB Status and Control Register . . . . .	237
12.10.2	TIMB Counter Registers . . . . .	240
12.10.3	TIMB Counter Modulo Registers . . . . .	241
12.10.4	TIMB Channel Status and Control Registers . . . . .	242
12.10.5	TIMB Channel Registers . . . . .	245

## Section 13. Serial Communications Interface (SCI)

13.1	Contents . . . . .	247
13.2	Introduction . . . . .	248
13.3	Features . . . . .	248
13.4	Functional Description . . . . .	249
13.4.1	Data Format . . . . .	251
13.4.2	Transmitter . . . . .	252
13.4.2.1	Character Length . . . . .	252
13.4.2.2	Character Transmission . . . . .	252
13.4.2.3	Break Characters . . . . .	253
13.4.2.4	Idle Characters . . . . .	255
13.4.2.5	Inversion of Transmitted Output . . . . .	255
13.4.2.6	Transmitter Interrupts . . . . .	255
13.4.3	Receiver . . . . .	256
13.4.3.1	Character Length . . . . .	257
13.4.3.2	Character Reception . . . . .	257
13.4.3.3	Data Sampling . . . . .	257
13.4.3.4	Framing Errors . . . . .	260
13.4.3.5	Receiver Wakeup . . . . .	260
13.4.3.6	Receiver Interrupts . . . . .	261
13.4.3.7	Error Interrupts . . . . .	261
13.5	Wait Mode . . . . .	262
13.6	Stop Mode . . . . .	262

13.7	SCI During Break Module Interrupts	262
13.8	I/O Signals	263
13.8.1	PTE2/TxD (Transmit Data)	263
13.8.2	PTB0/RxD (Receive Data)	263
13.9	I/O Registers	263
13.9.1	SCI Control Register 1	264
13.9.2	SCI Control Register 2	267
13.9.3	SCI Control Register 3	269
13.9.4	SCI Status Register 1	271
13.9.5	SCI Status Register 2	275
13.9.6	SCI Data Register	276
13.9.7	SCI Baud Rate Register	276

## Section 14. Input/Output (I/O) Ports

14.1	Contents	279
14.2	Introduction	279
14.3	Port A	281
14.3.1	Port A Data Register	281
14.3.2	Data Direction Register A	282
14.4	Port B	284
14.4.1	Port B Data Register	284
14.4.2	Data Direction Register B	285
14.5	Port C	286
14.5.1	Port C Data Register	287
14.5.2	Data Direction Register C	288

## Section 15. Computer Operating Properly (COP)

15.1	Contents	291
15.2	Introduction	291
15.3	Functional Description	292
15.4	I/O Signals	293
15.4.1	CGMXCLK	293
15.4.2	COPCTL Write	293
15.4.3	Power-On Reset	293
15.4.4	Internal Reset	294



15.4.5	Reset Vector Fetch . . . . .	294
15.4.6	COP Disable . . . . .	294
15.5	COP Control Register . . . . .	294
15.6	Interrupts . . . . .	294
15.7	Monitor Mode . . . . .	295
15.8	Wait Mode . . . . .	295
15.9	Stop Mode . . . . .	295
15.10	COP Module During Break Mode . . . . .	295

## Section 16. External Interrupt (IRQ)

16.1	Contents . . . . .	297
16.2	Introduction . . . . .	297
16.3	Features . . . . .	297
16.4	Functional Description . . . . .	298
16.5	$\overline{\text{IRQ}}$ Pin . . . . .	301
16.6	IRQ Module During Wait Mode . . . . .	302
16.7	IRQ Module During Stop Mode . . . . .	302
16.8	IRQ Module During Break Mode . . . . .	302
16.9	IRQ Status and Control Register . . . . .	303

## Section 17. Low-Voltage Inhibit (LVI)

17.1	Contents . . . . .	305
17.2	Introduction . . . . .	305
17.3	Features . . . . .	305
17.4	Functional Description . . . . .	306
17.4.1	Polled LVI Operation . . . . .	307
17.4.2	Forced Reset Operation . . . . .	307
17.4.3	False Reset Protection . . . . .	307
17.4.4	LVI Trip Selection . . . . .	308
17.5	LVI Status and Control Register . . . . .	308
17.6	LVI Interrupts . . . . .	309
17.7	Wait Mode . . . . .	309

17.8	Stop Mode	309
------	-----------	-----

## Section 18. Analog-to-Digital Converter (ADC)

18.1	Contents	311
18.2	Introduction	312
18.3	Features	312
18.4	Functional Description	312
18.4.1	ADC Port I/O Pins	313
18.4.2	Voltage Conversion	314
18.4.3	Conversion Time	314
18.4.4	Continuous Conversion	315
18.4.5	Result Justification	315
18.4.6	Monotonicity	316
18.5	Interrupts	316
18.6	Wait Mode	317
18.7	Stop Mode	317
18.8	I/O Signals	317
18.8.1	ADC Voltage Reference Pin ( $V_{REFH}$ )	317
18.8.2	ADC Voltage In (ADVIN)	318
18.8.3	ADC External Connection	318
18.8.3.1	$V_{REFH}$	318
18.8.3.2	ANx	318
18.8.3.3	Grounding	318
18.9	I/O Registers	319
18.9.1	ADC Status and Control Register	319
18.9.2	ADC Data Register High	322
18.9.3	ADC Data Register Low	323
18.9.4	ADC Clock Register	324

## Section 19. Power-On Reset (POR)

19.1	Contents	327
19.2	Introduction	327
19.3	Functional Description	327

**Section 20. Break (BRK)**

20.1	Contents . . . . .	329
20.2	Introduction . . . . .	329
20.3	Features . . . . .	330
20.4	Functional Description . . . . .	330
20.4.1	Flag Protection During Break Interrupts . . . . .	330
20.4.2	CPU During Break Interrupts . . . . .	332
20.4.3	TIM During Break Interrupts . . . . .	332
20.4.4	COP During Break Interrupts . . . . .	332
20.5	Low-Power Modes . . . . .	333
20.5.1	Wait Mode . . . . .	333
20.5.2	Stop Mode . . . . .	333
20.6	Break Module Registers . . . . .	333
20.6.1	Break Status and Control Register . . . . .	333
20.6.2	Break Address Registers . . . . .	334
20.6.3	SIM Break Status Register . . . . .	336
20.6.4	SIM Break Flag Control Register . . . . .	337

**Section 21. Electrical Specifications**

21.1	Contents . . . . .	339
21.2	Introduction . . . . .	339
21.3	Absolute Maximum Ratings . . . . .	340
21.4	Functional Operating Range . . . . .	341
21.5	Thermal Characteristics . . . . .	342
21.6	DC Electrical Characteristics . . . . .	343
21.7	Memory Characteristics . . . . .	345
21.8	Control Timing . . . . .	346
21.9	Timer Interface Module Characteristics . . . . .	346
21.10	Clock Generation Module Component Specifications . . . . .	347
21.11	CGM Operating Conditions . . . . .	347
21.12	CGM Acquisition/Lock Time Specifications . . . . .	348
21.13	Analog-to-Digital Converter (ADC) Characteristics . . . . .	349

## Section 22. Mechanical Specifications

22.1	Contents . . . . .	351
22.2	Introduction . . . . .	351
22.3	32-Pin LQFP (Case #873A) . . . . .	352
22.4	28-Pin PDIP (Case #710) . . . . .	353
22.5	28-Pin SOIC (Case #751F) . . . . .	353

## Section 23. Ordering Information

23.1	Contents . . . . .	355
23.2	Introduction . . . . .	355
23.3	MC Order Numbers . . . . .	355

## Technical Data — Revision History

Contents . . . . .		357
Introduction . . . . .		357
Changes from Rev 3.0 published in April 2002 to Rev 4.0 published in July 2002 . . . . .		357



# Table of Contents

## List of Figures

Figure	Title	Page
1-1	MCU Block Diagram . . . . .	32
1-2	QFP and DIP/SOIC Pin Assignments . . . . .	33
1-3	Power Supply Bypassing . . . . .	34
2-1	Memory Map . . . . .	40
2-2	Control, Status, and Data Registers . . . . .	41
4-1	FLASH Control Register (FLCR) . . . . .	57
4-2	FLASH Programming Algorithm . . . . .	61
4-3	FLASH Block Protect Register (FLBPR) . . . . .	63
4-4	FLASH Block Protect Address . . . . .	64
5-1	CONFIG Register . . . . .	68
6-1	CPU Registers . . . . .	72
6-2	Accumulator (A) . . . . .	73
6-3	Index Register (H:X) . . . . .	73
6-4	Stack Pointer (SP) . . . . .	74
6-5	Program Counter (PC) . . . . .	75
6-6	Condition Code Register (CCR) . . . . .	76
7-1	SIM Block Diagram . . . . .	91
7-2	SIM I/O Register Summary . . . . .	92
7-3	CGM Clock Signals . . . . .	93
7-4	External Reset Timing . . . . .	95
7-5	Internal Reset Timing . . . . .	95
7-6	Sources of Internal Reset . . . . .	96
7-7	POR Recovery . . . . .	97
7-8	Interrupt Entry . . . . .	100
7-9	Interrupt Processing . . . . .	101
7-10	Interrupt Recovery . . . . .	102
7-11	Interrupt Recognition Example . . . . .	103

7-12	Wait Mode Entry Timing . . . . .	104
7-13	Wait Recovery from Interrupt or Break . . . . .	105
7-14	Wait Recovery from Internal Reset . . . . .	105
7-15	SIM Break Status Register (SBSR) . . . . .	106
7-16	SIM Reset Status Register (SRSR) . . . . .	108
7-17	SIM Break Flag Control Register (SBFCR) . . . . .	109
8-1	CGM Block Diagram . . . . .	114
8-2	CGM I/O Register Summary . . . . .	115
8-3	CGM External Connections . . . . .	123
8-4	CGM I/O Register Summary . . . . .	125
8-5	PLL Control Register (PCTL) . . . . .	126
8-6	PLL Bandwidth Control Register (PBWC) . . . . .	129
8-7	PLL Programming Register (PPG) . . . . .	131
9-1	PWM Module Block Diagram . . . . .	141
9-2	Register Summary . . . . .	142
9-3	Center-Aligned PWM (Positive Polarity) . . . . .	147
9-4	Edge-Aligned PWM (Positive Polarity) . . . . .	147
9-5	Reload Frequency Change . . . . .	149
9-6	PWM Interrupt Requests . . . . .	150
9-7	Center-Aligned PWM Value Loading . . . . .	150
9-8	Center-Aligned Loading of Modulus . . . . .	151
9-9	Edge-Aligned PWM Value Loading . . . . .	151
9-10	Edge-Aligned Modulus Loading . . . . .	151
9-11	Complementary Pairing . . . . .	153
9-12	Typical AC Motor Drive . . . . .	153
9-13	Dead-Time Generators . . . . .	155
9-14	Effects of Dead-Time Insertion . . . . .	156
9-15	Dead-Time at Duty Cycle Boundaries . . . . .	156
9-16	Dead-Time and Small Pulse Widths . . . . .	157
9-17	PWM Polarity . . . . .	158
9-18	PWM Output Control Register (PWMOOUT) . . . . .	159
9-19	Dead-Time Insertion During OUTCTL = 1 . . . . .	160
9-20	Dead-Time Insertion During OUTCTL = 1 . . . . .	161
9-21	PWM Disabling Scheme . . . . .	162
9-22	PWM Disable Mapping Write-Once Register (DISMAP) . . . . .	163

9-23	PWM Disabling Decode Scheme . . . . .	164
9-24	PWM Disabling in Automatic Mode . . . . .	166
9-25	PWM Disabling in Manual Mode (Example 1) . . . . .	167
9-26	PWM Disabling in Manual Mode (Example 2) . . . . .	167
9-27	PWM Software Disable . . . . .	168
9-28	PWMEN and PWM Pins . . . . .	169
9-29	PWM Counter Register High (PCNTH) . . . . .	172
9-30	PWM Counter Register Low (PCNTH) . . . . .	172
9-31	PWM Counter Modulo Register High (PDMODH) . . . . .	173
9-32	PWM Counter Modulo Register Low (PDMODL) . . . . .	173
9-33	PWMx Value Registers High (PVALxH) . . . . .	174
9-34	PWMx Value Registers Low (PVALxL) . . . . .	174
9-35	PWM Control Register 1 (PCTL1) . . . . .	175
9-36	PWM Control Register 2 (PCTL2) . . . . .	177
9-37	Dead-Time Write-Once Register (DEADTM) . . . . .	179
9-38	PWM Disable Mapping Write-Once Register (DISMAP) . . . . .	179
9-39	Fault Control Register (FCR) . . . . .	180
9-40	Fault Status Register (FSR) . . . . .	181
9-41	Fault Acknowledge Register (FTACK) . . . . .	182
9-42	PWM Output Control Register (PWMOUT) . . . . .	184
9-43	PWM Clock Cycle and PWM Cycle Definitions . . . . .	186
9-44	PWM Load Cycle/Frequency Definition . . . . .	186
10-1	Monitor Mode Circuit . . . . .	189
10-2	Monitor Data Format . . . . .	191
10-3	Sample Monitor Waveforms . . . . .	191
10-4	Read Transaction . . . . .	192
10-5	Break Transaction . . . . .	192
10-6	Monitor Mode Entry Timing . . . . .	196
11-1	TIMA Block Diagram . . . . .	201
11-2	TIMA I/O Register Summary . . . . .	201
11-3	PWM Period and Pulse Width . . . . .	208
11-4	TIMA Status and Control Register (TASC) . . . . .	214
11-5	TIMA Counter Registers (TACNTH and TACNTL) . . . . .	216
11-6	TIMA Counter Modulo Registers (TMODH and TMODL) . . . . .	217



11-7	TIMA Channel Status and Control Registers (TASC0–TASC1)	
218		
11-8	CHxMAX Latency . . . . .	221
11-9	TIMA Channel Registers (TACH0H/L–TACH1H/L) . . . . .	222
12-1	TIMB Block Diagram . . . . .	225
12-2	TIMB I/O Register Summary . . . . .	225
12-3	PWM Period and Pulse Width . . . . .	232
12-4	TIMB Status and Control Register (TBSC). . . . .	238
12-5	TIMB Counter Registers (TBCNTH and TBCNTL). . . . .	240
12-6	TIMB Counter Modulo Registers (TMODH and TMODL). . . . .	241
12-7	TIMB Channel Status and Control Registers (TBSC0–TBSC1)	
	. . . . .	242
12-8	CHxMAX Latency . . . . .	245
12-9	TIMB Channel Registers (TBCH0H/L–TBCH1H/L) . . . . .	246
13-1	SCI Module Block Diagram . . . . .	250
13-2	SCI I/O Register Summary. . . . .	251
13-3	SCI Data Formats. . . . .	252
13-4	SCI Transmitter . . . . .	254
13-5	SCI Receiver Block Diagram . . . . .	256
13-6	Receiver Data Sampling. . . . .	258
13-7	SCI Control Register 1 (SCC1) . . . . .	264
13-8	SCI Control Register 2 (SCC2) . . . . .	267
13-9	SCI Control Register 3 (SCC3) . . . . .	270
13-10	SCI Status Register 1 (SCS1) . . . . .	271
13-11	Flag Clearing Sequence. . . . .	274
13-12	SCI Status Register 2 (SCS2) . . . . .	275
13-13	SCI Data Register (SCDR). . . . .	276
13-14	SCI Baud Rate Register (SCBR) . . . . .	276
14-1	I/O Port Register Summary . . . . .	280
14-2	Port A Data Register (PTA) . . . . .	281
14-3	Data Direction Register A (DDRA) . . . . .	282
14-4	Port A I/O Circuit . . . . .	283
14-5	Port B Data Register (PTB) . . . . .	284
14-6	Data Direction Register B (DDRB) . . . . .	285
14-7	Port B I/O Circuit . . . . .	286

14-8	Port C Data Register (PTC) . . . . .	287
14-9	Data Direction Register C (DDRC). . . . .	288
14-10	Port C I/O Circuit . . . . .	289
15-1	COP Block Diagram . . . . .	292
15-2	COP I/O Register Summary . . . . .	292
15-3	COP Control Register (COPCTL). . . . .	294
16-1	IRQ Module Block Diagram . . . . .	298
16-2	IRQ I/O Register Summary . . . . .	298
16-3	IRQ Interrupt Flowchart . . . . .	300
16-4	IRQ Status and Control Register (ISCR) . . . . .	303
17-1	LVI Module Block Diagram. . . . .	306
17-2	LVI I/O Register Summary . . . . .	307
17-3	LVI Status and Control Register (LVISCR) . . . . .	308
18-1	ADC Block Diagram . . . . .	313
18-2	8-Bit Truncation Mode Error. . . . .	316
18-3	ADC Status and Control Register (ADSCR). . . . .	319
18-4	ADC Data Register High (ADRH) Left Justified Mode . . . .	322
18-5	ADC Data Register High (ADRH) Right Justified Mode . . .	322
18-6	ADC Data Register Low (ADRL) Left Justified Mode . . . .	323
18-7	ADC Data Register Low (ADRL) Right Justified Mode. . . .	323
18-8	ADC Data Register Low (ADRL) 8-Bit Mode . . . . .	324
18-9	ADC Clock Register (ADCLK) . . . . .	324
20-1	Break Module Block Diagram. . . . .	331
20-2	I/O Register Summary . . . . .	331
20-3	Break Status and Control Register (BRKSCR) . . . . .	333
20-4	Break Address Register High (BRKH) . . . . .	334
20-5	Break Address Register Low (BRKL). . . . .	335
20-6	SIM Break Status Register (SBSR) . . . . .	336
20-7	Example Code . . . . .	337
20-8	SIM Break Flag Control Register (SBFCR) . . . . .	337