



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



i.MX23 Applications Processor Reference Manual

IMX23RM
Rev. 1
11/2009

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM926EJ-S is the trademark of ARM Limited.

© Freescale Semiconductor, Inc., 2009. All rights reserved.



Contents

Paragraph Number	Title	Page Number
Chapter 1		
Product Overview		
1.1	Hardware Features	1-2
1.2	i.MX23 Product Features	1-5
1.2.1	ARM 926 Processor Core	1-7
1.2.2	System Buses	1-7
1.2.2.1	AXI Bus	1-9
1.2.2.2	AHB Bus	1-9
1.2.2.3	APB Buses	1-9
1.2.3	On-Chip RAM and ROM	1-10
1.2.4	External Memory Interface	1-10
1.2.5	On-Chip One-Time-Programmable (OCOTP) ROM	1-12
1.2.6	Interrupt Collector	1-12
1.2.7	DMA Controller	1-12
1.2.8	Clock Generation Subsystem	1-13
1.2.9	Power Management Unit	1-13
1.2.10	USB Interface	1-14
1.2.11	General-Purpose Media Interface (GPMI)	1-15
1.2.12	Hardware Acceleration for ECC for Robust External Storage	1-15
1.2.12.1	Reed-Solomon ECC Engine	1-16
1.2.12.2	Bose Ray-Choudhury Hocquenghem ECC Engine	1-16
1.2.13	Data Co-Processor (DCP)—Memory Copy, Crypto, and Color-Space Converter	1-17
1.2.14	Mixed Signal Audio Subsystem	1-17
1.2.15	Master Digital Control Unit (DIGCTL)	1-19
1.2.16	Synchronous Serial Port (SSP)	1-19
1.2.17	I ² C Interface	1-19
1.2.18	General-Purpose Input/Output (GPIO)	1-19
1.2.19	Display Processing	1-19
1.2.19.1	Display Controller / LCD Interface (LCDIF)	1-20
1.2.19.2	Pixel Processing Pipeline (XP)	1-21
1.2.19.3	PAL/NTSC TV-Encoder	1-21
1.2.19.4	Video DAC	1-22
1.2.20	SPDIF Transmitter	1-22
1.2.21	Dual Serial Audio Interfaces	1-22
1.2.22	Timers and Rotary Decoder	1-22
1.2.23	UARTs	1-22
1.2.24	Low-Resolution ADC, Touch-Screen Interface, and Temperature Sensor	1-23
1.2.25	Pulse Width Modulator (PWM) Controller	1-23

Contents

Paragraph Number	Title	Page Number
1.2.26	Real-Time Clock, Alarm, Watchdog, Persistent Bits.....	1-24

Chapter 2 Characteristics and Specifications

2.1	Absolute Maximum Ratings	2-1
2.2	Recommended Operating Conditions	2-2
2.3	DC Characteristics	2-4
2.3.1	Recommended Operating Conditions for Specific Clock Targets	2-9
2.4	AC Characteristics	2-12
2.4.1	EMI Electrical Specifications	2-12
2.4.2	I ² C Electrical Specifications	2-14
2.4.3	LCD AC Output Electrical Specifications	2-15

Chapter 3 ARM CPU Complex

3.1	ARM 926 Processor Core	3-1
3.2	JTAG Debugger	3-3
3.2.1	JTAG READ ID	3-3
3.2.2	JTAG Hardware Reset	3-3
3.2.3	JTAG Interaction with CPUCLK	3-4
3.3	Embedded Trace Macrocell (ETM) Interface (169BGA-only)	3-4

Chapter 4 Clock Generation and Control

4.1	Overview	4-1
4.2	Clock Structure	4-1
4.2.1	Table of System Clocks	4-2
4.2.2	Logical Diagram of Clock Domains	4-4
4.2.3	Clock Domain Description	4-5
4.2.3.1	CLK_P, CLK_H	4-5
4.2.3.2	CLK_EMI	4-6
4.2.3.3	System Clocks	4-6
4.3	CLKCTRL Digital Clock Divider	4-6
4.3.1	Integer Clock Divide Mode	4-6
4.3.2	Fractional Clock Divide Mode	4-7
4.3.2.1	Fractional Clock Divide Example, Divide by 3.5	4-7
4.3.2.1.1	Fractional ClockDivide Example, Divide by 3/8	4-8
4.3.3	Gated Clock Divide Mode	4-8

Contents

Paragraph Number	Title	Page Number
4.4	Clock Frequency Management	4-9
4.5	Analog Clock Control	4-9
4.6	CPU and EMI Clock Programming	4-9
4.7	Chip Reset.....	4-10
4.8	Programmable Registers	4-11

Chapter 5 Interrupt Collector

5.1	Overview.....	5-1
5.2	Operation	5-2
5.2.1	Nesting of Multi-Level IRQ Interrupts	5-4
5.2.2	FIQ Generation	5-6
5.2.3	Interrupt Sources.....	5-6
5.2.4	CPU Wait-for-Interrupt Mode.....	5-9
5.3	Behavior During Reset.....	5-10
5.4	Programmable Registers	5-10

Chapter 6 Digital Control and On-Chip RAM

6.1	Overview.....	6-1
6.2	SRAM Controls	6-2
6.3	Miscellaneous Controls.....	6-3
6.3.1	Performance Monitoring.....	6-3
6.3.2	High-Entropy PRN Seed.....	6-4
6.3.3	Write-Once Register	6-4
6.3.4	Microseconds Counter	6-4
6.4	Programmable Registers	6-4

Chapter 7 On-Chip OTP (OCOTP) Controller

7.1	Overview.....	7-1
7.2	Operation	7-2
7.2.1	Software Read Sequence	7-4
7.2.2	Software Write Sequence.....	7-5
7.2.3	Write Postamble.....	7-6
7.2.4	Shadow Registers and Hardware Capability Bus	7-6
7.3	Behavior During Reset.....	7-7
7.4	Programmable Registers	7-7

Contents

Paragraph Number	Title	Page Number
Chapter 8		
USB High-Speed Host/Device Controller		
8.1	Overview	8-1
8.2	USB Programmed I/O (PIO) Target Interface	8-3
8.3	USB DMA Interface	8-3
8.4	USB UTM Interface.....	8-3
8.4.1	Digital/Analog Loopback Test Mode	8-3
8.5	USB Controller Flowcharts	8-4
8.5.1	References.....	8-7
8.6	Programmable Registers	8-7
Chapter 9		
Integrated USB 2.0 PHY		
9.1	Overview	9-1
9.2	Operation	9-2
9.2.1	UTMI	9-2
9.2.2	Digital Transmitter.....	9-2
9.2.3	Digital Receiver	9-2
9.2.4	Analog Receiver	9-2
9.2.4.1	HS Differential Receiver	9-3
9.2.4.2	Squelch Detector.....	9-3
9.2.4.3	FS Differential Receiver	9-4
9.2.4.4	HS Disconnect Detector	9-4
9.2.4.5	USB Plugged-In Detector	9-4
9.2.4.6	Single-Ended USB_DP Receiver	9-4
9.2.4.7	Single-Ended USB_DN Receiver.....	9-4
9.2.4.8	9X Oversample Module.....	9-4
9.2.5	Analog Transmitter	9-4
9.2.5.1	Switchable High-Speed 45Ω Termination Resistors.....	9-5
9.2.5.2	Full-Speed Differential Driver.....	9-5
9.2.5.3	High-Speed Differential Driver	9-5
9.2.5.4	Switchable 1.5KΩ USB_DP Pullup Resistor	9-5
9.2.5.5	Switchable 15KΩ USB_DP Pulldown Resistor	9-5
9.2.6	Recommended Register Configuration for USB Certification	9-7
9.3	Behavior During Reset.....	9-8
9.4	Programmable Registers	9-8

Contents

Paragraph Number	Title	Page Number
Chapter 10		
AHB-to-APBH Bridge with DMA		
10.1	Overview	10-1
10.2	AHBH DMA	10-2
10.3	Implementation Examples	10-7
10.3.1	NAND Read Status Polling Example	10-7
10.4	Behavior During Reset.....	10-9
10.5	Programmable Registers	10-9
Chapter 11		
AHB-to-APBX Bridge with DMA		
11.1	Overview.....	11-1
11.2	APBX DMA	11-2
11.3	DMA Chain Example	11-6
11.4	Behavior During Reset.....	11-7
11.5	Programmable Registers	11-8
Chapter 12		
External Memory Interface (EMI)		
12.1	Overview.....	12-1
12.1.1	AHB Address Ranges	12-2
12.2	DRAM Controller	12-3
12.2.1	Delay Compensation Circuit (DCC).....	12-3
12.2.2	Address Mapping.....	12-3
12.2.2.1	DDR Address Mapping Options.....	12-4
12.2.2.2	Memory Controller Address Control.....	12-5
12.2.2.3	Out-of-Range Address Checking.....	12-5
12.2.3	Read Data Capture	12-6
12.2.3.1	DQS Gating Control	12-7
12.2.3.2	mDDR Read Data Timing Registers	12-8
12.2.4	Write Data Timing	12-9
12.2.5	DRAM Clock Programmable Delay.....	12-11
12.2.6	Low-Power Operation.....	12-12
12.2.6.1	Low-Power Modes.....	12-12
12.2.6.2	Low-Power Mode Control	12-13
12.2.6.3	Automatic Entry.....	12-13
12.2.6.4	Manual “On-Demand” Entry	12-14
12.2.6.5	Register Programming	12-15

Contents

Paragraph Number	Title	Page Number
12.2.6.6	Refresh Masking	12-16
12.2.6.7	Mobile DDR Devices	12-17
12.2.6.8	Partial Array Self-Refresh	12-17
12.2.7	EMI Clock Frequency Change Requirements	12-17
12.3	Power Management	12-18
12.4	AXI/AHB Port Arbitration	12-18
12.4.1	Legacy Timestamp Mode	12-19
12.4.2	Timestamp/write-priority Hybrid Mode	12-19
12.4.3	Port Priority Mode	12-20
12.5	Programmable Registers	12-20
12.6	EMI Memory Parameters and Register Settings	12-68
12.6.1	Mobile DDR (5 nsec) Parameters	12-68
12.6.1.1	Bypass Cutoff	12-68
12.6.1.2	Bypass Mode Enabled	12-68
12.6.1.3	Bypass Mode Disabled	12-69
12.6.1.4	Example Register Settings	12-69
12.6.2	Mobile DDR (6 nsec)	12-70
12.6.2.1	Bypass Cutoff	12-71
12.6.2.2	Bypass Mode Enabled	12-71
12.6.2.3	Bypass Mode Disabled	12-71
12.6.2.4	Example Register Settings	12-72
12.6.3	Mobile DDR (7.5 nsec)	12-73
12.6.3.1	Bypass Cutoff	12-73
12.6.3.2	Bypass Mode Enabled	12-74
12.6.3.3	Bypass Mode Disabled	12-74
12.6.3.4	Example Register Settings	12-74
12.6.4	DDR	12-76
12.6.4.1	Bypass Mode Disabled	12-76
12.6.4.2	Example Register Settings	12-77

Chapter 13 General-Purpose Media Interface (GPMI)

13.1	Overview	13-1
13.2	GPMI NAND Flash Mode	13-2
13.2.1	Multiple NAND Flash Support	13-3
13.2.2	GPMI NAND Flash Timing and Clocking	13-3
13.2.3	Basic NAND Flash Timing	13-4
13.2.4	High-Speed NAND Flash Timing	13-4
13.2.5	NAND Flash Command and Address Timing Example	13-6
13.2.6	Hardware BCH/ECC (ECC8) Interface	13-6

Contents

Paragraph Number	Title	Page Number
13.3	Behavior During Reset.....	13-8
13.4	Programmable Registers	13-9

Chapter 14 8-Symbol Correcting ECC Accelerator (ECC8)

14.1	Overview.....	14-1
14.2	Operation	14-4
14.2.1	Reed-Solomon ECC Accelerator	14-8
14.2.2	Reed-Solomon ECC Encoding for NAND Writes.....	14-11
14.2.2.1	DMA Structure Code Example.....	14-15
14.2.2.2	Using the ECC8 Encoder.....	14-18
14.2.3	Reed-Solomon ECC Decoding for NAND Reads	14-19
14.2.3.1	DMA Structure Code Example.....	14-23
14.2.3.2	Using the Decoder	14-25
14.2.4	Interrupts.....	14-27
14.3	Behavior During Reset.....	14-28
14.4	Programmable Registers	14-28

Chapter 15 20-BIT Correcting ECC Accelerator (BCH)

15.1	Overview.....	15-1
15.2	Operation	15-3
15.2.1	BCH Limitations and Assumptions	15-4
15.2.2	Flash Page Layout.....	15-4
15.2.3	Determining the ECC layout for a device.....	15-6
15.2.3.1	4K+218 flash, 10 bytes metadata, 512 byte data blocks, separate metadata	15-6
15.2.3.2	4K+128 flash, 10 bytes metadata, 512 byte data blocks, separate metadata	15-6
15.2.4	Data buffers in system memory	15-7
15.3	Memory to Memory (Loopback) Operation	15-9
15.4	Programming the BCH/GPMI Interfaces	15-10
15.4.1	BCH Encoding for NAND Writes	15-10
15.4.1.1	DMA Structure Code Example.....	15-13
15.4.1.2	Using the BCH Encoder	15-16
15.4.2	BCH Decoding for NAND Reads.....	15-17
15.4.2.1	DMA Structure Code Example.....	15-20
15.4.2.2	Using the Decoder	15-23
15.4.3	Interrupts.....	15-25
15.5	Behavior During Reset.....	15-26
15.6	Programmable Registers	15-26

Contents

Paragraph Number	Title	Page Number
---------------------	-------	----------------

Chapter 16 Data Co-Processor (DCP)

16.1	Overview	16-1
16.1.1	DCP Limitations for Software	16-3
16.2	Operation	16-4
16.2.1	Memory Copy, Blit, and Fill Functionality	16-4
16.2.2	Advanced Encryption Standard (AES)	16-5
16.2.2.1	Key Storage	16-5
16.2.2.2	OTP Key	16-5
16.2.2.3	Encryption Modes	16-5
16.2.3	Hashing	16-7
16.2.4	Managing DCP Channel Arbitration and Performance	16-7
16.2.4.1	DCP Arbitration	16-8
16.2.4.2	Channel Recovery Timers	16-8
16.2.5	Programming Channel Operations	16-9
16.2.5.1	Virtual Channels	16-9
16.2.5.2	Context Switching	16-10
16.2.5.3	Working with Semaphores	16-11
16.2.5.4	Work Packet Structure	16-11
16.2.5.4.1	Next Command Address Field	16-12
16.2.5.4.2	Control0 Field	16-12
16.2.5.4.3	Control1 Field	16-14
16.2.5.4.4	Source Buffer	16-15
16.2.5.4.5	Destination Buffer	16-15
16.2.5.4.6	Buffer Size Field	16-15
16.2.5.4.7	Payload Pointer	16-16
16.2.5.4.8	Status	16-16
16.2.5.4.9	Payload	16-17
16.2.6	Programming Other DCP Functions	16-17
16.2.6.1	Basic Memory Copy Programming Example	16-17
16.2.6.2	Basic Hash Operation Programming Example	16-18
16.2.6.3	Basic Cipher Operation Programming Example	16-20
16.2.6.4	Multi-Buffer Scatter/Gather Cipher and Hash Operation Programming Example	16-21
16.3	Programmable Registers	16-24

Chapter 17 Pixel Pipeline (PXP)

17.1	Overview	17-1
------	----------------	------

Contents

Paragraph Number	Title	Page Number
17.1.1	Image Support.....	17-2
17.1.2	PXP Limitations/Issues.....	17-3
17.2	Operation	17-3
17.2.1	Pixel Handling	17-4
17.2.2	S0 Cropping/Masking.....	17-5
17.2.3	Scaling	17-7
17.2.3.1	Scaling Operation	17-8
17.2.3.1.1	Bilinear Image Scaling Filter.....	17-9
17.2.3.1.2	YUV 4:2:2 Image Scaling	17-10
17.2.3.1.3	YUV 4:2:0 Image Scaling	17-11
17.2.3.1.4	Out-of-Range Image Access.....	17-12
17.2.4	Colorspace Conversion.....	17-13
17.2.5	Overlays	17-14
17.2.6	Alpha Blending.....	17-16
17.2.7	Color Key.....	17-16
17.2.8	Raster Operations (ROPs).....	17-17
17.2.9	Rotation.....	17-18
17.2.10	In-place Rendering.....	17-20
17.2.11	Interlaced Video Support	17-21
17.2.12	Queueing Frame Operations	17-21
17.3	Examples.....	17-22
17.3.1	Basic QVGA Example.....	17-22
17.3.2	Basic QVGA with Overlays	17-24
17.3.3	Cropped QVGA Example.....	17-25
17.3.4	Upscale QVGA to VGA with Overlays.....	17-27
17.3.5	Downscale VGA to WQVGA (480x272) to fill screen.....	17-29
17.3.6	Downscale VGA to QVGA with Overlapping Overlays.....	17-31
17.4	Programmable Registers	17-33

Chapter 18 LCD Interface (LCDIF)

18.1	Overview.....	18-1
18.2	Operation	18-1
18.2.1	Bus Interface Mechanisms.....	18-3
18.2.1.1	PIO Operation.....	18-3
18.2.1.2	Bus Master Operation.....	18-3
18.2.2	Write Datapath	18-4
18.2.3	LCDIF Interrupts	18-10
18.2.4	Initializing the LCDIF	18-11
18.2.5	System Interface	18-12

Contents

Paragraph Number	Title	Page Number
18.2.5.1	Code Example to initialize LCDIF in System mode	18-13
18.2.6	VSYNC Interface.....	18-13
18.2.6.1	Code Example to initialize LCDIF in VSYNC mode	18-14
18.2.7	DOTCLK Interface.....	18-14
18.2.7.1	Code Example.....	18-16
18.2.8	ITU-R BT.656 Digital Video Interface (DVI)	18-16
18.2.9	LCDIF Pin Usage by Interface Mode.....	18-17
18.3	Behavior During Reset.....	18-19
18.4	Programmable Registers	18-20

Chapter 19 TV-Out NTSC/PAL Encoder

19.1	Implementation	19-1
19.2	Unsupported DVE features	19-2
19.3	Programming Example	19-2
19.4	Programmable Registers	19-4

Chapter 20 Video DAC

20.1	Overview.....	20-1
20.2	Details of Operations	20-1

Chapter 21 Synchronous Serial Ports (SSP)

21.1	Overview.....	21-1
21.2	External Pins	21-2
21.3	Bit Rate Generation	21-3
21.4	Frame Format for SPI and SSI.....	21-3
21.5	Motorola SPI Mode	21-4
21.5.1	SPI DMA Mode.....	21-4
21.5.2	Motorola SPI Frame Format.....	21-4
21.5.2.1	Clock Polarity	21-4
21.5.2.2	Clock Phase	21-4
21.5.3	Motorola SPI Format with Polarity=0, Phase=0.....	21-4
21.5.4	Motorola SPI Format with Polarity=0, Phase=1.....	21-6
21.5.5	Motorola SPI Format with Polarity=1, Phase=0.....	21-7
21.5.6	Motorola SPI Format with Polarity=1, Phase=1.....	21-8
21.6	Winbond SPI Mode.....	21-9

Contents

Paragraph Number	Title	Page Number
21.7	Texas Instruments Synchronous Serial Interface (SSI) Mode	21-9
21.8	SD/SDIO/MMC Mode.....	21-10
21.8.1	SD/MMC Command/Response Transfer	21-11
21.8.2	SD/MMC Data Block Transfer	21-12
21.8.2.1	SD/MMC Multiple Block Transfers	21-13
21.8.2.2	SD/MMC Block Transfer CRC Protection.....	21-14
21.8.3	SDIO Interrupts.....	21-14
21.8.4	SD/MMC Mode Error Handling.....	21-14
21.8.5	SD/MMC Clock Control.....	21-17
21.9	Behavior During Reset.....	21-18
21.10	Programmable Registers	21-18

Chapter 22 Timers and Rotary Decoder

22.1	Overview.....	22-1
22.2	Timers	22-2
22.2.1	Using External Signals as Inputs	22-4
22.2.2	Timer 3 and Duty Cycle Mode	22-4
22.2.3	Testing Timer 3 Duty Cycle Modes	22-6
22.3	Rotary Decoder	22-6
22.3.1	Testing the Rotary Decoder	22-9
22.3.2	Behavior During Reset.....	22-9
22.4	Programmable Registers	22-9

Chapter 23 Real-Time Clock, Alarm, Watchdog, Persistent Bits

23.1	Overview.....	23-1
23.2	Programming and Enabling the RTC Clock	23-4
23.3	RTC Persistent Register Copy Control	23-4
23.4	Real-Time Clock Function.....	23-6
23.4.1	Behavior During Reset.....	23-7
23.5	Millisecond Resolution Timing Function	23-7
23.6	Alarm Clock Function	23-7
23.7	Watchdog Reset Function	23-8
23.8	Programmable Registers	23-8

Contents

Paragraph Number	Title	Page Number
Chapter 24		
Pulse-Width Modulator (PWM) Controller		
24.1	Overview	24-1
24.2	Operation	24-1
24.2.1	Multi-Chip Attachment Mode	24-4
24.2.2	Channel 2 Analog Enable Function	24-5
24.2.3	Channel Output Cutoff Using Module Clock Gate	24-5
24.3	Behavior During Reset.....	24-6
24.4	Programmable Registers	24-6

Chapter 25 I²C Interface

25.1	Overview.....	25-1
25.2	Operation	25-2
25.2.1	I ² C Interrupt Sources	25-2
25.2.2	I ² C Bus Protocol.....	25-3
25.2.2.1	Simple Device Transactions	25-5
25.2.2.2	Typical EEPROM Transactions.....	25-6
25.2.2.3	Master Mode Protocol	25-7
25.2.2.4	Clock Generation	25-7
25.2.2.5	Master Mode Operation.....	25-7
25.2.3	Programming Examples.....	25-12
25.2.3.1	Five Byte Master Write Using DMA.....	25-12
25.2.3.2	Reading 256 Bytes from an EEPROM	25-14
25.3	Behavior During Reset.....	25-16
25.3.1	Pinmux Selection During Reset.....	25-16
25.3.1.1	Correct and Incorrect Reset Examples	25-16
25.4	Programmable Registers	25-16

Chapter 26 Application UART

26.1	Overview.....	26-1
26.2	Operation	26-2
26.2.1	Fractional Baud Rate Divider	26-3
26.2.2	UART Character Frame	26-3
26.2.3	DMA Operation	26-3
26.2.4	Data Transmission or Reception	26-4
26.2.5	Error Bits.....	26-4

Contents

Paragraph Number	Title	Page Number
26.2.6	Overrun Bit	26-4
26.2.7	Disabling the FIFOs	26-5
26.3	Behavior During Reset.....	26-5
26.4	Programmable Registers	26-5

Chapter 27 Debug UART

27.1	Overview	27-1
27.2	Operation	27-2
27.2.1	Fractional Baud Rate Divider	27-2
27.2.2	UART Character Frame	27-3
27.2.3	Data Transmission or Reception	27-3
27.2.4	Error Bits.....	27-4
27.2.5	Overrun Bit	27-4
27.2.6	Disabling the FIFOs	27-4
27.3	Programmable Registers	27-4

Chapter 28 AUDIOIN/ADC

28.1	Overview	28-1
28.2	Operation	28-2
28.2.1	AUDIOIN DMA	28-4
28.2.2	ADC Sample Rate Converter and Internal Operation	28-5
28.2.3	Line-In	28-8
28.2.4	Microphone	28-8
28.3	Behavior During Reset.....	28-9
28.4	Programmable Registers	28-9

Chapter 29 AUDIOOUT/DAC

29.1	Overview	29-1
29.2	Operation	29-2
29.2.1	AUDIOOUT DMA	29-4
29.2.2	DAC Sample Rate Converter and Internal Operation	29-5
29.2.3	Reference Control Settings	29-8
29.2.4	Headphone	29-8
29.2.4.1	Board Components	29-10
29.2.4.2	Capless Mode Operation.....	29-11

Contents

Paragraph Number	Title	Page Number
29.2.5	Speaker Amplifier.....	29-11
29.2.5.1	Overview.....	29-11
29.2.5.2	Details of Operations	29-12
29.3	Behavior During Reset.....	29-13
29.4	Programmable Registers	29-13

Chapter 30 SPDIF Transmitter

30.1	Overview.....	30-1
30.2	Operation	30-1
30.2.1	Interrupts.....	30-4
30.2.2	Clocking.....	30-4
30.2.3	DMA Operation	30-5
30.2.4	PIO Debug Mode	30-6
30.3	Programmable Registers	30-7

Chapter 31 Serial Audio Interface (SAIF) (BGA169 Only)

31.1	Overview.....	31-1
31.2	Operation	31-2
31.2.1	Sample Rate Programming and Codec Clocking Operation	31-3
31.2.2	Transmit Operation	31-6
31.2.3	Receive Operation.....	31-7
31.2.4	DMA Interface	31-8
31.2.5	PCM Data FIFO.....	31-8
31.2.6	Serial Frame Formats.....	31-9
31.2.7	Pin Timing	31-10
31.3	Programmable Registers	31-10

Chapter 32 Power Supply

32.1	Overview.....	32-1
32.2	DC-DC Converters	32-2
32.2.1	DC-DC Operation.....	32-2
32.2.1.1	Brownout/Error Detection	32-3
32.2.1.2	DC-DC Extended Battery Life Features	32-3
32.3	Linear Regulators.....	32-6
32.3.1	USB Compliance Features.....	32-6

Contents

Paragraph Number	Title	Page Number
32.3.2	5V to Battery Power Interaction	32-7
32.3.2.1	Battery Power to 5-V Power	32-7
32.3.2.2	5-V Power to Battery Power	32-7
32.3.2.3	5-V Power and Battery Power	32-8
32.3.3	Power-Up Sequence	32-8
32.3.4	Power-Down Sequence	32-9
32.3.4.1	Powered-Down State	32-9
32.3.5	Reset Sequence	32-9
32.4	PSWITCH Pin Functions	32-9
32.4.1	Power On	32-10
32.4.2	Power Down	32-10
32.4.3	Software Functions/Recovery Mode	32-10
32.5	Battery Monitor	32-12
32.6	Battery Charger	32-12
32.7	Silicon Speed Sensor	32-13
32.8	Interrupts	32-14
32.9	Proper Power Supply Protection	32-14
32.9.1	Power Supply Protection Goal	32-14
32.9.2	Power Supply Input Voltage Protection	32-15
32.9.3	PWDN_BATTBRNOUT and PWDN_5VBRNOUT Details	32-15
32.9.4	VDD5V Input Protection	32-15
32.9.5	DCDC Input Protection	32-16
32.9.6	DCDC Output Protection	32-17
32.9.7	PWD_OFF Bit Usage	32-17
32.9.8	Power Supply Protection Summary	32-17
32.10	DC-DC Converter Efficiency	32-18
32.11	Programmable Registers	32-18

Chapter 33

Low-Resolution ADC and Touch-Screen Interface

33.1	Overview	33-1
33.2	Operation	33-2
33.2.1	External Temperature Sensing with a Diode	33-3
33.2.2	Internal Die Temperature Sensing	33-4
33.2.3	Scheduling Conversions	33-4
33.2.4	Delay Channels	33-5
33.3	Behavior During Reset	33-6
33.4	Programmable Registers	33-8

Contents

Paragraph Number	Title	Page Number
Chapter 34		
Serial JTAG (SJTAG)		
34.1	Overview	34-1
34.2	Operation	34-2
34.2.1	Debugger Async Start Phase	34-3
34.2.2	i.MX23 Timing Mark Phase	34-3
34.2.3	Debugger Send TDI, Mode Phase	34-4
34.2.4	i.MX23 Wait For Return Clock Phase	34-4
34.2.5	i.MX23 Sends TDO and Return Clock Timing Phase	34-4
34.2.6	i.MX23 Terminate Phase	34-5
34.2.7	SJTAG External Pin	34-5
34.2.8	Selecting Serial JTAG or Six-Wire JTAG Mode	34-6
Chapter 35		
Boot Modes		
35.1	Boot Modes	35-1
35.1.1	Boot Pins Definition and Mode Selection	35-1
35.1.2	Boot Mode Selection Map	35-2
35.2	OTP eFuse and Persistent Bit Definitions	35-3
35.2.1	OTP eFuse	35-3
35.2.2	Persistent Bits	35-5
35.3	Memory Map	35-6
35.4	General Boot Procedure	35-6
35.4.1	Preparing Bootable Images	35-7
35.4.2	Constructing Image to Be Loaded by Boot Loader	35-7
35.5	I ² C Boot Mode	35-8
35.6	SPI Boot Mode	35-8
35.6.1	Media Format	35-9
35.6.2	SSP	35-9
35.7	SD/MMC Boot Mode	35-10
35.7.1	Boot Control Block (BCB)	35-11
35.7.2	Master Boot Record (MBR)	35-12
35.7.3	Device Identification	35-12
35.8	NAND Boot Mode	35-12
35.8.1	NAND Control Block (NCB)	35-12
35.8.2	NAND Patch Boot using NCB	35-16
35.8.3	Expected NAND Layout	35-16
35.8.3.1	NAND Config Block	35-18
35.8.3.2	Single Error Correct and Double Error Detect (SEC-DED) Hamming	35-18

Contents

Paragraph Number	Title	Page Number
35.8.3.3	Logical Drive Layout Block	35-19
35.8.3.4	Firmware Layout on the NAND	35-20
35.8.3.5	Recovery From a Failed Boot Firmware Image Read	35-20
35.8.3.6	Bad Block Handling in the ROM	35-21
35.8.3.7	NAND Control Block Structure and Definitions.....	35-24
35.8.3.8	Logical Drive Layout Block Structure and Definitions.....	35-27
35.8.3.9	Discovered Bad Block Table Header Layout Block Structure and Definitions.....	35-28
35.8.3.10	Discovered Bad Block Table Layout Block Structure and Definitions	35-29
35.8.4	Typical NAND Page Organization	35-29
35.8.4.1	BCH ECC Page Organization.....	35-29
35.8.4.2	2K Page Organization on the NAND for RS-4 Bit ECC.....	35-30
35.8.4.3	In-Memory Organization for RS-4 Bit ECC.....	35-31
35.8.4.4	Metadata	35-31
35.8.4.5	4K Page Organization on the NAND for RS-8 Bit ECC.....	35-32
35.8.4.6	In-Memory Organization for RS-8 Bit ECC.....	35-32
35.9	USB Boot Driver	35-33
35.9.1	Boot Loader Transfer Controller (BLTC).....	35-33
35.9.2	Plug-in Transfer Controller (PITC)	35-34
35.9.3	USB IDs and Serial Number.....	35-34
35.9.4	USB Recovery Mode	35-34

Chapter 36 Pin Descriptions

36.1	Pin Definitions for 128-Pin LQFP	36-2
36.2	Pin Definitions for 169-Pin BGA	36-9

Chapter 37 Pin Control and GPIO

37.1	Overview.....	37-1
37.2	Operation	37-1
37.2.1	Reset Configuration	37-2
37.2.2	Pin Interface Multiplexing	37-3
37.2.2.1	Pin Drive Strength Selection	37-8
37.2.2.1.1	Pin Voltage Selection.....	37-8
37.2.2.2	Pullup/Pulldown Selection.....	37-8
37.2.3	GPIO Interface	37-10
37.2.3.1	Output Operation	37-10
37.2.3.2	Input Operation.....	37-11

Contents

Paragraph Number	Title	Page Number
37.2.3.3	Input Interrupt Operation	37-12
37.3	Behavior During Reset.....	37-15
37.4	Programmable Registers	37-15

Chapter 38 Digital Video Encoder Programmers' Manual

38.1	Functional Overview.....	38-1
38.2	Block Diagram and Implementation Overview	38-1
38.2.1	DU -- Data Input Unit.....	38-3
38.2.2	ES -- External Sync Unit	38-3
38.2.3	SG -- Sync Generation Unit.....	38-3
38.2.4	FU -- Frequency Generation Unit.....	38-3
38.2.5	LU -- Low-pass and Other Signal Conditioning Filter Unit.....	38-3
38.2.6	MX -- RGB Matrix Unit	38-3
38.2.7	YU -- Y(luma)-main Unit.....	38-4
38.2.8	CU -- Chroma-main Unit.....	38-4
38.2.9	Int -- Interpolation Block	38-4
38.2.10	OU -- (Composite) Output Unit.....	38-4
38.2.11	D/A -- D/A Selection Muxes	38-4
38.2.12	MV -- Macrovision Unit.....	38-4
38.2.13	WU -- WSS and CGMS Unit.....	38-4
38.2.14	CC -- Closed Caption Unit.....	38-5
38.2.15	HI -- Host Interface Unit.....	38-5
38.3	Registers.....	38-5
38.4	Function and Programming of Controls	38-10
38.4.1	Register 0	38-10
38.4.2	Register 1	38-12
38.4.3	Register 2	38-12
38.4.4	Registers 3 and 4.....	38-12
38.4.5	Register 5	38-13
38.4.6	Register 6	38-13
38.4.7	Register group 8.....	38-13
38.4.8	Macrovision Registers	38-14
38.4.9	Register group 10.....	38-14

Chapter 39 Register Macro Usage

39.1	Background.....	39-1
39.2	Naming Convention.....	39-2
39.2.1	Multi-Instance Blocks.....	39-4

Contents

Paragraph Number	Title	Page Number
39.2.1.1	Examples.....	39-4
39.3	Examples.....	39-4
39.3.1	Setting 1-Bit Wide Field.....	39-4
39.3.2	Clearing 1-Bit Wide Field.....	39-5
39.3.3	Toggling 1-Bit Wide Field.....	39-5
39.3.4	Modifying n-Bit Wide Field.....	39-5
39.3.5	Modifying Multiple Fields.....	39-5
39.3.6	Writing Entire Register (All Fields Updated at Once).....	39-6
39.3.7	Reading a Bit Field.....	39-6
39.3.8	Reading Entire Register.....	39-6
39.3.9	Accessing Multiple Instance Register.....	39-6
39.3.10	Correct Way to Soft Reset a Block.....	39-7
39.3.10.1	Pinmux Selection During Reset.....	39-7
39.3.10.1.1	Correct and Incorrect Reset Examples.....	39-8
39.4	Summary Preferred.....	39-8
39.5	Summary Alternate Syntax.....	39-8
39.6	Assembly Example.....	39-9

Chapter 40 Memory Map

Chapter 41 i.MX23 Part Numbers and Ordering Information

Chapter 42 Package Drawings

42.1	169-Pin Ball Grid Array (BGA).....	42-2
42.2	128-Pin Low-Profile Quad Flat Package (LQFP).....	42-3

Appendix A Revision History

A.1	Changes From Revision 0 to Revision 1.....	A-1
-----	--	-----

Appendix B Register Names

Appendix C Acronyms and Abbreviations

Contents

**Paragraph
Number**

Title

**Page
Number**

Figures

Figure Number	Title	Page Number
1-1	System Block Diagram	1-6
1-2	i.MX23 SoC Block Diagram.....	1-8
1-3	Physical Memory Map	1-11
1-4	Mixed Signal Audio Elements	1-18
1-5	Display Processing Sub-System.....	1-20
2-1	DCDC Efficiency vs. Battery Voltage (VDDD=1.05V, Low VDDD Load).....	2-6
2-2	DCDC Efficiency vs. Battery Voltage (VDDD=1.28V, Medium VDDD Load)	2-6
2-3	DCDC Efficiency vs. Battery Voltage (VDDD=1.55V, High VDDD Load).....	2-7
2-4	i.MX23 EMI mDDR DRAM Input AC Timing.....	2-12
2-5	i.MX23 EMI mDDR DRAM Output AC Timing	2-13
2-6	I ² C Bus Timing Diagram	2-14
2-7	LCD AC Output Timing Diagram	2-15
3-1	ARM926 RISC Processor Core	3-2
3-2	ARM Programmable Registers	3-3
4-1	Logical Diagram of Clock Domains	4-4
4-2	Fractional Clock divide; 3/8 example	4-8
4-3	Divide Range 1 < div < 2.....	4-9
4-4	Reset Logic Functional Diagram	4-11
5-1	Interrupt Collector System Diagram	5-2
5-2	Interrupt Collector IRQ/FIQ Logic for Source 33	5-3
5-3	IRQ Control Flow	5-4
5-4	Nesting of Multi-Level IRQ Interrupts	5-5
6-1	Digital Control (DIGCTL) Block Diagram	6-2
6-2	On-Chip RAM Partitioning.....	6-2
7-1	On-Chip OTP (OCOTP) Controller Block Diagram	7-2
7-2	OCOTP Allocation.....	7-3
8-1	USB 2.0 Device Controller Block Diagram.....	8-2
8-2	USB 2.0 Check_USB_Plugged_In Flowchart	8-4
8-3	USB 2.0 USB PHY Startup Flowchart	8-5
8-4	USB 2.0 PHY PLL Suspend Flowchart.....	8-6
8-5	UTMI Powerdown	8-6
9-1	USB 2.0 PHY Block Diagram	9-1
9-2	USB 2.0 PHY Analog Transceiver Block Diagram.....	9-3
9-3	USB 2.0 PHY Transmitter Block Diagram.....	9-6
10-1	AHB-to-APBH Bridge DMA Block Diagram	10-2
10-2	AHB-to-APBH Bridge DMA Channel Command Structure.....	10-3
10-3	AHB-to-APBH Bridge DMA NAND Read Status Polling with DMA Sense Command ...	10-8
11-1	AHB-to-APBX Bridge DMA Block Diagram	11-2
11-2	AHB-to-APBX Bridge DMA Channel Command Structure.....	11-4
11-3	AHB-to-APBX Bridge DMA AUDIOOUT (DAC) Example Command Chain.....	11-7
12-1	External Memory Interface (EMI) Top-Level Block Diagram	12-2

Figures

Figure Number	Title	Page Number
12-2	DRAM Controller AHB Address Breakdown	12-2
12-3	DRAM Controller Architecture	12-3
12-4	Memory Controller Memory Map: Maximum.....	12-4
12-5	Example Memory Map: 10 Row Bits, 11 Column Bits	12-5
12-6	DQS Read Timing.....	12-7
12-7	DQS Gating.....	12-8
12-8	DRAM DQS Arrival Time Requirements.....	12-9
12-9	DQS Write Timing	12-10
12-10	Write Data and DQS Relationship	12-10
12-11	Write Data with Programmable Delays	12-11
12-12	WR_DQS_SHIFT Delay Setting Example	12-11
12-13	DRAM Clock Programmable Delay	12-12
13-1	General-Purpose Media Interface Controller Block Diagram	13-2
13-2	BASIC NAND Flash Timing	13-4
13-3	NAND Flash Read Path Timing	13-5
13-4	NAND Flash Command and Address Timing Example	13-6
14-1	Hardware 8-Symbol Correcting ECC Accelerator (ECC8) Block Diagram.....	14-3
14-2	ECC-Protected 2K NAND Page Data—NAND Memory Footprint	14-5
14-3	ECC-Protected 2K NAND Page Data—System Memory Footprint	14-6
14-4	ECC-Protected 4K NAND Page Data—NAND Memory Footprint	14-7
14-5	ECC-Protected 4K NAND Page Data—System Memory Footprint	14-8
14-6	ECC8 Reed-Solomon Encode Flowchart.....	14-12
14-7	ECC8 DMA Descriptor Legend.....	14-13
14-8	ECC8 Reed-Solomon Encode DMA Descriptor Chain	14-14
14-9	ECC8 Reed-Solomon Decode Flowchart	14-20
14-10	ECC8 Reed-Solomon Block Coding—Decoder for t=8	14-21
14-11	ECC8 Reed-Solomon Decode DMA Descriptor Chain.....	14-22
15-1	Hardware BCH Accelerator	15-3
15-2	Block Pipeline while Reading Flash	15-4
15-3	FLASH Page Layout Options	15-5
15-4	BCH Data Buffers in Memory	15-8
15-5	Memory-to-Memory Operations	15-9
15-6	BCH Encode Flowchart	15-11
15-7	BCH DMA Descriptor Legend	15-11
15-8	BCH Encode DMA Descriptor Chain.....	15-12
15-9	BCH Decode Flowchart.....	15-18
15-10	BCH Decode DMA Descriptor Chain	15-20
16-1	Data Co-Processor (DCP) Block Diagram.....	16-1
16-2	Cipher Block Chaining (CBC) Mode Encryption.....	16-6
16-3	Cipher Block Chaining (CBC) Mode Decryption.....	16-7
16-4	DCP Arbitration	16-8

Figures

Figure Number	Title	Page Number
16-5	DCP Work Packet Structure.....	16-12
16-6	Basic Memory Copy Operation	16-18
16-7	Basic Hash Operation.....	16-19
16-8	Basic Cipher Operation	16-20
16-9	Multi-Buffer Scatter/Gather Cipher and Hash Operation	16-22
17-1	Pixel Pipeline (PXP) Block Diagram.....	17-1
17-2	Pixel Pipeline (PXP) Data Flow.....	17-2
17-3	Pixel Pipeline (PXP) Macro Blocks.....	17-4
17-4	Pixel Pipeline (PXP) Cropping	17-5
17-5	Pixel Pipeline (PXP) Scaling and Cropping Example	17-6
17-6	Invalid PXP Cropping Examples	17-7
17-7	Computing Pixel Value in Output Frame Buffer.....	17-9
17-8	YUV Samples for 4:2:2 Formats	17-10
17-9	YUV Samples for 4:2:0 Formats	17-11
17-10	Examples for Scaled Chroma Output Pixel	17-12
17-11	Scan Line Sample Positions.....	17-12
17-12	Pixel Pipeline Overlay Support.....	17-15
17-13	Pixel Pipeline (PXP) Colorkey Example	17-17
17-14	Pixel Pipeline (PXP) Rotation Example 1	17-18
17-15	Pixel Pipeline (PXP) Rotation Example 2	17-19
17-16	Pixel Pipeline (PXP) Rotation and Flip Definition.....	17-19
17-17	Pixel Pipeline (PXP) Rotation Plus Flip Definition.....	17-20
17-18	Example: RGB Equivalent of YUV image	17-23
17-19	Example: QVGA with Overlays	17-24
17-20	Example: QVGA with Overlays	17-25
17-21	Example: Cropped QVGA	17-27
17-22	Example: Upscale QVGA to VGA with Overlays.....	17-29
17-23	Example: Downscale VGA to WQVGA (480x272) to fill screen.....	17-31
17-24	Example: Downscale VGA to QVGA with Overlapping Overlays.....	17-33
18-1	LCDIF Top Level Diagram.....	18-2
18-2	LCDIF Write DataPath.....	18-6
18-3	8-Bit LCDIF Register Programming—Example A	18-7
18-4	8-Bit LCDIF Register Programming—Example B.....	18-8
18-5	16-Bit LCDIF Register Programming—Example A	18-9
18-6	16-Bit LCDIF Register Programming—Example B.....	18-10
18-7	LCD Interface Signals in System Write Mode.....	18-12
18-8	LCD Interface Signals in DOTCLK Mode	18-15
18-9	LCDIF Interface Signals in ITU-R BT.656 Digital Video Interface Mode	18-17
19-1	TV Encoder Block Diagram	19-1
21-1	Synchronous Serial Port Block Diagram	21-2
21-2	Motorola SPI Frame Format (Single Transfer) with POLARITY=0 and PHASE=0	21-5