imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Freescale Semiconductor

Data Sheet: Technical Data

i.MX25 Applications Processor for Automotive Products

Silicon Version 1.2

Document Number: IMX25AEC Rev. 10, 06/2013







Package Information Plastic package Case 5284 17 x 17 mm, 0.8 mm Pitch

1 Introduction

The i.MX25 family of processors are designed to meet the connectivity requirements of today's automobile infotainment systems. To meet these requirements, the i.MX25 processors provide high-end features, such as CAN, USB connectivity, and audio connectivity at a price point that is suitable for all vehicles.

At the core of the i.MX25 is Freescale's fast, proven, power-efficient implementation of the ARM[®] 926EJ-STM core, with speeds of up to 400 MHz. The i.MX25 includes support for up to 133 MHz DDR2 memory, integrated 10/100 Ethernet MAC, and two on-chip USB PHYs. The automotive versions of the i.MX25 offer AEC-Q100 grade 3 qualification to meet stringent automotive quality requirements. The device is suitable for a wide range of applications, including the following:

• USB Connectivity for media storage/playback, personal media device interface, and firmware updates

Ordering Information

See Table 1 on page 3 for ordering information.

1.	Introduction					
	1.1.	Ordering Information				
	1.2.	Block Diagram				
2.	Feat	ures6				
	2.1.	Special Signal Considerations9				
3.	Elect	rical Characteristics				
	3.1.	i.MX25 Chip-Level Conditions				
	3.2.	Supply Power-Up/Power-Down Requirements and				
		Restrictions				
	3.3.	Power Characteristics				
	3.4.	Thermal Characteristics				
	3.5.	I/O DC Parameters				
	3.6.	AC Electrical Characteristics				
	3.7.	Module Timing and Electrical Parameters 41				
4.	Pack	age Information and Contact Assignment 124				
	4.1.	400 MAPBGA—Case 17x17 mm, 0.8 mm Pitch . 124				
	4.2.	Ground, Power, Sense, and Reference Contact				
		Assignments Case 17x17 mm, 0.8 mm Pitch 125				
	4.3.	Signal Contact Assignments—17 x 17 mm, 0.8 mm				
		Pitch				
	4.4.	i.MX25 17x17 Package Ball Map 135				
5.	Revi	sion History				







- BluetoothTM connectivity for hands free phone calling and streaming audio from wireless devices like phones or PND
- Control of the infotainment system through basic speech recognition or touch screen
- Smart toll and metering applications
- Secure data black box applications

Features of the i.MX25 processor include the following:

- Advanced power management—The heart of the device is a level of power management throughout the IC that enables the multimedia features and peripherals to achieve minimum system power consumption in active and various low-power modes. Power management techniques allow the designer to deliver a feature-rich product that requires levels of power far lower than typical industry expectations.
- Multimedia powerhouse—The multimedia performance of the i.MX25 processor is boosted by a 16 KB L1 instruction and data cache system and further enhanced by an LCD controller (with alpha blending), a CMOS image sensor interface, an A/D controller (integrated touchscreen controller), and a programmable Smart DMA (SDMA) controller.
- 128 Kbytes on-chip SRAM—The additional 128 Kbyte on-chip SRAM makes the device ideal for eliminating external RAM in applications with small footprint RTOS. The on-chip SRAM allows the designer to enable an ultra low power LCD refresh.
- Interface flexibility—The device interface supports connection to all common types of external memories: MobileDDR, DDR, DDR2, NOR Flash, PSRAM, SDRAM and SRAM, NAND Flash, and managed NAND.
- Increased security—Because the need for advanced security for tethered and untethered devices continues to increase, the i.MX25 processor delivers hardware-enabled security features that enable secure e-commerce, Digital Rights Management (DRM), information encryption, robust tamper detection, secure boot, and secure software downloads.
- On-chip PHY—The device includes an HS USB OTG PHY and FS USB HOST PHY.
- Fast Ethernet—For rapid external communication, a Fast Ethernet Controller (FEC) is included.
- i.MX25 only supports Little Endian mode.



1.1 Ordering Information

Table 1 provides ordering information for the i.MX25.

Description	Part Number	Silicon Version	Projected Temperature Range (°C)	Package	Ballmap
i.MX251	MCIMX251AVM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX255	MCIMX255AVM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX251	MCIMX251AJM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX255	MCIMX255AJM4	1.1	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX251	MCIMX251AJM4A	1.2	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103
i.MX255	MCIMX255AJM4A	1.2	-40 to +85	17 x 17 mm, 0.8 mm pitch, MAPBGA-400	Table 103

Table 1. Ordering Information

Table 2 shows the functional differences between the different parts in the i.MX25 family.

Table 2. i.MX25 Parts Functional Differences

Features	MCIMX251	MCIMX255
Core	ARM926EJ-S™	ARM926EJ-S™
CPU Speed	400 MHz	400MHz
L1 I/D Cache	16K I/D	16K I/D
On-chip SRAM	128 KB	128 KB
PATA/CE-ATA	_	Yes
LCD Controller		Yes
Touchscreen		Yes
CSI	_	Yes
FlexCAN (2)	Yes	Yes
ESAI	Yes	Yes
SIM (2)	Yes	Yes
Security	Yes	Yes
10/100 Ethernet	Yes	Yes
HS USB 2.0 OTG + PHY	Yes	Yes
HS USB 2.0 Host + PHY	Yes	Yes
12-bit ADC	Yes	Yes
SD/SDIO/MMC (2)	Yes	Yes



Table 2. i.MX25 Parts Functional Differences (continued)

Features	MCIMX251	MCIMX255
External Memory Controller	Yes	Yes
l ² C (3)	Yes	Yes
SSI/I2S (2)	Yes	Yes
CSPI (2)	Yes	Yes
UART (5)	Yes	Yes



1.2 Block Diagram

Figure 1 shows the simplified interface block diagram.



Figure 1. i.MX25 Simplified Interface Block Diagram



2 Features

Table 3 describes the digital and analog modules of the device.

Block Mnemonic	Block Name	Subsystem	Brief Description
1-WIRE	1-Wire Interface	Connectivity peripherals	1-Wire support provided for interfacing with an on-board EEPROM, and smart battery interfaces, for example: Dallas DS2502.
ARM9 or ARM926	ARM926 platform and memory	ARM	The ARM926 Platform consists of the ARM 926EJ-S core, the ETM real-time debug modules, a 5x5 Multi-Layer AHB crossbar switch, and a "primary AHB" complex. It contains the 16 Kbyte L1 instruction cache, 16 Kbyte L1 data cache, 32 Kbyte ROM and 128 Kbyte RAM.
ATA	ATA module	Connectivity peripherals	The ATA module is an AT attachment host interface. Its main use is to interface with IDE hard disc drives and ATAPI optical disc drives. It interfaces with the ATA device over a number of ATA signals.
AUDMUX	Digital audio mux	Multimedia peripherals	The AUDMUX is a programmable interconnect for voice, audio, and synchronous data routing between host serial interfaces (SSIs) and peripheral serial interfaces (audio codecs). The AUDMUX has two sets of interfaces: internal ports to on-chip peripherals, and external ports to off-chip audio devices. Data is routed by configuring the appropriate internal and external ports.
ССМ	Clock control module	Clocks	This block generates all clocks for the iMX25 system. The CCM also manages the ARM926 Platform's low-power modes (wait, stop, and doze) by disabling peripheral clocks appropriately for power conservation.
CSPI(3)	Configurable serial peripheral interface	Connectivity peripherals	This module is a serial interface equipped with data FIFOs. Each master/slave-configurable SPI module is capable of interfacing to both serial port interface master and slave devices. The CSPI ready (SPI_RDY) and Slave Select (SS) control signals enable fast data communication with fewer software interrupts.
DRYICE	Drylce module	Security	Drylce provides volatile key storage for Point-of-Sale (POS) terminals, and a trusted time source for Digital Rights Management (DRM) schemes. Several tamper-detect circuits are also provided to support key erasure and time invalidation in the event of tampering. Alarms and/or interrupts can also assert if tampering is detected. Drylce also includes a Real Time clock (RTC) that can be used in secure and non-secure applications.
EMI	External memory interface	Connectivity peripherals	 The External Memory Interface (EMI) module provides access to external memory for the ARM and other masters. It is composed of four main submodules: M3IF provides arbitration between multiple masters requesting access to the external memory. Enhanced SDRAM/LPDDR memory controller (ESDCTL) interfaces to DDR2 and SDR interfaces. NAND Flash controller (NFC) provides an interface to NAND Flash memories. Wireless External Interface Memory controller (WEIM) interfaces to NOR Flash and PSRAM.

Table 3. i.MX25 Digital and Analog Modules



Block Mnemonic	Block Name	Subsystem	Brief Description
EPIT(2)	Enhanced periodic interrupt timer	Timer peripherals	Each Enhanced Periodic Interrupt Timer (EPIT) is a 32-bit set-and-forget timer that starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention. It has a 12-bit prescaler to adjust the input clock frequency to the required time setting for the interrupts, and the counter value can be programmed on the fly.
ESAI	Enhanced serial audio interface	Connectivity peripherals	ESAI provides a full-duplex serial port for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF transceivers, and other DSPs. The ESAI consists of independent transmitter and receiver sections, each section with its own clock generator.
eSDHC(2)	Enhanced multimedia card/ secure digital host controller	Connectivity peripherals	 The features of the eSDHC module, when serving as host, include the following: Conforms to the SD host controller standard specification version 2.0 Compatible with the JEDEC MMC system specification version 4.2 Compatible with the SD memory card specification version 2.0 Compatible with the SDIO specification version 1.2 Designed to work with SD memory, miniSD memory, SDIO, miniSDIO, SD combo, MMC and MMC RS cards Configurable to work in one of the following modes: —SD/SDIO 1-bit, 4-bit —MMC 1-bit, 4-bit Full-/high-speed mode Host clock frequency variable between 32 kHz and 52 MHz Up to 200-Mbps data transfer for SD/SDIO cards using four parallel data lines Up to 416-Mbps data transfer for MMC cards using eight parallel data lines
FEC	Fast ethernet controller	Connectivity peripherals	The Ethernet Media Access Controller (MAC) is designed to support both 10- and 100-Mbps Ethernet networks compliant with IEEE 802.3 [®] standard. An external transceiver interface and transceiver function are required to complete the interface to the media
FlexCAN(2)	Controller area network module	Connectivity peripherals	The Controller Area Network (CAN) protocol is primarily designed to be used as a vehicle serial data bus running at 1 MBps.
GPIO(4)	General purpose I/O modules	System control peripherals	Used for general purpose input/output to external ICs. Each GPIO module supports 32 bits of I/O.
GPT(4)	General purpose timers	Timer peripherals	Each GPT is a 32-bit free-running or set-and-forget mode timer with programmable prescaler and compare and capture register. A timer counter value can be captured using an external event and can be configured to trigger a capture event on either the leading or trailing edges of an input pulse. When the timer is configured to operate in set-and-forget mode, it is capable of providing precise interrupts at regular intervals with minimal processor intervention. The counter has output compare logic to provide the status and interrupt at comparison. This timer can be configured to run either on an external clock or on an internal clock.



Block Mnemonic	Block Name	Subsystem	Brief Description
I ² C(3)	I ² C module	Connectivity peripherals	Inter-IC Communication (I ² C) is an industry-standard, bidirectional serial bus that provides a simple, efficient method of data exchange, minimizing the interconnection between devices. I ² C is suitable for applications requiring occasional communications over a short distance between many devices. The interface operates up to 100 kbps with maximum bus loading and timing. The I ² C system is a true multiple-master bus, including arbitration and collision detection that prevents data corruption if multiple devices attempt to control the bus simultaneously. This feature supports complex applications with multiprocessor control and can be used for rapid testing and alignment of end products through external connections to an assembly-line computer.
IIM	IC Identification Module	Security	The IIM provides the primary user-visible mechanism for interfacing with on-chip fuse elements. Among the uses for the fuses are unique chip identifiers, mask revision numbers, cryptographic keys, and various control signals requiring a fixed value.
ΙΟΜUΧ	I/O multiplexer	Pins	 Each I/O multiplexer provides a flexible, scalable multiplexing solution: Up to eight output sources multiplexed per pin Up to four destinations for each input pin Unselected input paths are held at constant level for reduced power consumption
KPP	Keypad port	Connectivity peripherals	KPP can be used for either keypad matrix scanning or general purpose I/O.
LCDC	LCD Controller	Multimedia peripherals	LCDC provides display data for external gray-scale or color LCD panels. LCDC is capable of supporting black-and-white, gray-scale, passive-matrix color (passive color or CSTN), and active-matrix color (active color or TFT) LCD panels.
MAX	ARM platform multilayer AHB crossbar switch	ARM platform	MAX concurrently supports up to five simultaneous connections between master ports and slave ports. MAX allows for concurrent transactions to occur from any master port to any slave port.
PWM(4)	Pulse width modulation	Connectivity peripherals	The Pulse-Width Modulator (PWM) has a 16-bit counter and is optimized to generate sound from stored sample audio images. It can also generate tones. The PWM uses 16-bit resolution and a 4x16 data FIFO to generate sound.
SDMA	Smart DMA engine	System control	The SDMA provides DMA capabilities inside the processor. It is a shared module that implements 32 DMA channels.
SIM(2)	Subscriber identity module interface	Connectivity peripherals	The SIM is an asynchronous interface designed to facilitate communication with SIM cards or pre-paid phone cards. This module was designed based on the ISO7816 standard; however, the module does require an external companion controller to allow communication to certain smart cards or to pass certain certifications, such as EMV. The SIM supports only 11 and 12ETU cards and can communicate at the default rate, which is obtained at Fi/Di=372/1. An external companion controller is required to support cards aligned on 10.8 or 11.8ETU and to support other rates, such as those obtained at Fi/Di=372/2 and Fi/Di=372/4.
SJC	Secure JTAG interface	System control peripherals	The System JTAG Controller (SJC) provides debug and test control with maximum security.



Block Mnemonic	Block Name	Subsystem	Brief Description
SLCD	Smart LCD controller	Multimedia peripherals	The SLCDC module transfers data from the display memory buffer to the external display device.
SPBA	Shared peripheral bus arbiter	System control	The SPBA controls access to the shared peripherals. It supports shared peripheral ownership and access rights to an owned peripheral.
SSI(2)	I2S/SSI/AC97 interface	Connectivity peripherals	The SSI is a full-duplex serial port that allows the processor to communicate with a variety of serial protocols, including the Freescale Semiconductor SPI standard and the inter-IC sound bus standard (I2S). The SSIs interface to the AUDMUX for flexible audio routing.
TSC (and ADC)	Touchscreen controller (and A/D converter)	Multimedia peripherals	The touchscreen controller and associated Analog-to-Digital Converter (ADC) together provide a resistive touchscreen solution. The module implements simultaneous touchscreen control and auxiliary ADC operation for temperature, voltage, and other measurement functions.
UART(5)	UART interface	Connectivity peripherals	 Each of the UART modules supports the following serial data transmit/receive protocols and configurations: 7- or 8-bit data words, one or two stop bits, programmable parity (even, odd, or none) Programmable baud rates up to 4 MHz. This is a higher maximum baud rate than the 1.875 MHz specified by the TIA/EIA-232-F standard and previous Freescale UART modules. 32-byte FIFO on Tx and 32 half-word FIFO on Rx supporting auto-baud IrDA-1.0 support (up to SIR speed of 115200 bps) Option to operate as 8-pins full UART, DCE, or DTE
USBOTG USBHOST	High-speed USB on-the-go	Connectivity peripherals	The USB module provides high-performance USB On-The-Go (OTG) and host functionality (up to 480 Mbps), compliant with the USB 2.0 specification, the OTG supplement, and the ULPI 1.0 Low Pin Count specification. The module has DMA capabilities for handling data transfer between internal buffers and system memory. An OTG HS PHY and HOST FS PHY are also integrated.

2.1 Special Signal Considerations

Special signal considerations are listed in Table 4. The package contact assignment is found in Section 4, "Package Information and Contact Assignment." Signal descriptions are provided in the reference manual.

Table 4. Signal Considerations

Signal	Description				
BAT_VDD	Drylce backup power supply input.				
CLK0	Clock-out pin; renders the internal clock visible to users for debugging. The clock source is controllable through CRM registers. This pin can also be configured (through muxing) to work as a normal GPIO.				
CLK_SEL	Used to select the ARM clock source from MPLL out or from external EXT_ARMCLK. In normal operation, CLK_SEL should be connected to GND.				
EXT_ARMCLK	Primarily for Freescale factory use. There is no internal on-chip pull-up/down on this pin, so it must be externally connected to GND or VDD. Aside from factory use, this pin can also be configured (through muxing) to work as a normal GPIO.				



Signal	Description
MESH_C, MESH_D	Wire-mesh tamper detect pins that can be routed at the PCB board to detect attempted tampering of a protected wire. When security measures are implemented, MESH_C should be pulled-up or connected to NVCC_DRYICE and triggers a tamper event when floating or when connected to MESH_D. MESH_D should be pulled-down or connected to GND and triggers an event when floating or connected to MESH_C. These pins can be left unconnected if the Drylce security features are not being used.
NVCC_DRYICE	This is the Drylce power supply output. The supply source is QVDD when the i.MX25 is in run mode. When i.MX25 is in reduced power mode, the Drylce supply source is the BATT_VDD supply. This pin can be used to power external Drylce components (external tamper detect, wire-mesh tamper detect). In order to guarantee the power-loss protection feature which guarantees that RTC and/or secure keys be maintained after power-off an external capacitor no less than 4 μ F must be connected to this supply output pin. A 4.7 μ F capacitor is recommended.
OSC_BYP	The 32 kHz oscillator bypass-control pin. If this signal is pulled down, then OSC32K_EXTAL and OSC32K_XTAL analog pins should be tied to the external 32.768 kHz crystal circuit. If on the other hand the signal is pulled up, then the external 32 kHz oscillator output clock must be connected to OSC32K_EXTAL analog pin, and OSC32K_XTAL can be no connect (NC).
OSC32K_EXTAL OSC32K_XTAL	These analog pins are connected to an external 32 kHz CLK circuit depending on the state of OSC_BYP pin (see the description of OSC_BYP under the preceding bullet). The 32 kHz reference CLK is required for normal operation.
POWER_FAIL	An interrupt from PMIC, which should be connected to a low-battery detection circuit. This signal is internally connected to an on-chip 100 k Ω pull-down device. If there is no low-battery detection, then users can tie this pin to GND through a pull-down resistor, or leave the signal as NC. This pin can also be configured to work as a normal GPIO.
REF	External ADC reference voltage. REF may be tied to GND if the user plans to only use the internally generated 2.5 V reference supply.
SJC_MOD	Must be externally connected to GND for normal operation. Termination to GND through an external pull-down resistor (such as 1 k Ω) is allowed, but the value should be much smaller than the on-chip 100 k Ω pull-up.
TAMPER_A, TAMPER _B	Drylce external tamper detect pins, active high. If TAMPER_A or TAMPER_B is connected to NVCC_DRYICE, then external tampering is detected. These pins can be left unconnected if the Drylce security features are not being used.
TEST_MODE	For Freescale factory use only. This signal is internally connected to an on-chip pull-down device. Users must either float this signal or tie it to GND.
UPLL_BYPCLK	Primarily for Freescale factory use. There is no internal on-chip pull-up/down on this pin, so it must be externally connected to GND or VDD. Aside from factory use, this pin can also be configured (through muxing) to work as a normal GPIO.
USBPHY1_RREF	Determines the reference current for the USB PHY1 bandgap reference. An external 10 k Ω 1% resistor to GND is required.
USBPHY2_DM USBPHY2_DP	The output impedance of these signals is expected at 10 Ω . It is recommended to also have on-board 33 Ω series resistors (close to the pins).



3 Electrical Characteristics

This section provides the device-level and module-level electrical characteristics for the i.MX25.

3.1 i.MX25 Chip-Level Conditions

This section provides the chip-level electrical characteristics for the IC.

3.1.1 DC Absolute Maximum Ratings

Table 5 provides the DC absolute maximum operating conditions.

CAUTION

- Stresses beyond those listed under Table 5 may cause permanent damage to the device.
- Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Table 5 gives stress ratings only—functional operation of the device is not implied beyond the conditions indicated in Table 6.

Parameter	Symbol	Min.	Max.	Units
Supply voltage	QV _{DD}	-0.5	1.52	V
Supply voltage (level shift i/o)	V _{DDIOmax}	-0.5	3.6	V
ESD damage immunity:	V _{esd}			V
Human body model (HBM)		—	2500	
Charge device model (CDM)		—	400	
Machine model (MM)		—	200	
Input voltage range	V _{Imax}	-0.5	NV _{DD} + 0.3	V
Storage temperature range	T _{storage}	-40	105	°C

Table 5. DC Absolute Maximum Ratings

3.1.2 DC Operating Conditions

Table 6 provides the DC recommended operating conditions.

Table 6. DC Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Core supply voltage (at 266 MHz)	QV _{DD}	1.15	1.34	1.52	V
Core supply voltage (at 400 MHz)	QV _{DD}	1.38	1.45	1.52	V
Coin battery ¹ BAT_VDD	V _{DD_BAT}	1.15	—	1.55	V
I/O supply voltage, GPIO NFC,CSI,SDIO	NV _{DD_GPIO1}	1.75	—	3.6	V



Parameter	Symbol	Min.	Тур.	Max.	Units
I/O supply voltage, GPIO CRM,LCDC,JTAG,MISC	NV _{DD_GPIO2}	3.0	3.3	3.6	—
I/O supply voltage DDR (Mobile DDR mode) EMI1, EMI2	NV _{DD_MDDR}	1.75	—	1.95	V
I/O supply voltage DDR (DDR2 mode) EMI1,EMI2	NV _{DD_DDR2}	1.75	—	1.9	V
I/O supply voltage DDR (SDRAM mode) EMI1,EMI2	NV _{DD_SDRAM}	1.75	—	3.6	V
Supply of USBPHY1 (HS) USBPHY1_VDDA_BIAS, USBPHY1_UPLL_VDD,USBPHY1_VDDA	V _{DD_usbphy1}	3.17	3.3	3.43	V
Supply of USBPHY2 (FS) USBPHY2_VDD	V _{DD_usbphy2}	3.0	3.3	3.6	V
Supply of OSC24M OSC24M_VDD	V _{DD_OSC24M}	3.0	3.3	3.6	V
Supply of PLL MPLL_VDD,UPLL_VDD	V _{DD_PLL}	1.4	—	1.65	V
Supply of touchscreen ADC NVCC_ADC	V _{DD_tsc}	3.0	3.3	3.6	V
External reference of touchscreen ADC Ref	Vref	2.5	V _{DD_tsc}	V _{DD_tsc}	V
Fusebox program supply voltage FUSE_VDD ²	FUSEV _{DD} (program mode)	3.3 ± 5%	—	3.6	V
Supply output ³ NVCC_DRYICE	V _{DD} _	1.0	—	1.55	V
Operating ambient temperature	T _A	-40	—	85	°C

Table 6. DC Operating Conditions (continued)

¹ V_{DD_BAT} must always be powered by battery in security application. In non-security case, V_{DD_BAT} can be connected to QV_{DD}.

² The fusebox read supply is connected to supply of the full speed USBPHY2_VDD. FUSE_VDD is only used for programming. It is recommended that FUSE_VDD be connected to ground when not being used for programming. See Table 7 for current parameters.

³ NVCC_DRYICE is a supply output. An external capacitor no less than 4 μF must be connected to it. A 4.7 μF capacitor is recommended.



3.1.3 **Fusebox Supply Current Parameters**

Table 7 lists the fusebox supply current parameters.

Table 7. Fusebox Supply Current Parameters

Parameter	Symbol	Min.	Тур.	Max.	Units
eFuse program current ¹ Current to program one eFuse bit The associated VDD_FUSE supply = 3.6 V	I _{program}	26	35	62	mA
eFuse read current ² Current to read an 8-bit eFuse word	I _{read}		12.5	15	mA

¹ The current I_{program} is during program time (t_{program}).

² The current I_{read} is present for approximately 50 ns of the read access to the 8-bit word.

3.1.4 Interface Frequency Limits

Table 8 provides information for interface frequency limits.

Table 8. Interface Frequency Limits

Parameter	Min.	Тур.	Max.	Units
JTAG: TCK Frequency of Operation	DC	5	10	MHz
OSC24M_XTAL Oscillator	—	24		MHz
OSC32K_XTAL Oscillator	—	32.768	_	kHz

Table 9 provides the recommended external crystal specifications.

Table 9. Recommended External Crystal Specifications

	24 MHz	32.768 kHz
Frequency Tolerance	<= ± 30 ppm	<= ± 30 ppm
ESR	< 80 Ω	50 K~60 K
Load Capacitor	8 pF–12 pF	6 pF–8 pF (12 pF–16 pF on each pin)
Shunt Capacitor	< 7 pF	1 pF
Drive Level	> 150 µW	> 1 µW

Table 10 provides the recommended external reference clock oscillator specifications (when reference is used from an external clock source).

Table 10. Recommended External Reference Clock Specifications

	24 MHz	32.768 kHz
V _{OH}	min = 0.7* VDD	min = 0.7* VDD
V _{OL}	max = 0.3* VDD	max = 0.3* VDD
Frequency Tolerance	= 30 ppm	= 30 ppm



T _{RISE}	1% T _{CLOCK}	1% T _{CLOCK}
T _{FALL}	1% T _{CLOCK}	1% T _{CLOCK}
Duty Cycle	50%	50%

3.1.5 USB_PHY Current Consumption

Table 11 provides information for USB_PHY current consumption.

Table 11. USB PHY Current Consumption¹

Parameter	Conditions		Conditions		Typ. (@Typ. Temp)	Max. (@Max. Temp)	Unit
Analog supply		Rx	11.4	_			
USBPHY1_VDDA_BIAS, USBPHY1_UPLL_VDD, USBPHY1_VDDA (3.3 V)	Full speed	Тх	22,6	_	mA		
		Rx	21.5	_			
	High speed	Тх	33.8	_			
	Suspend		0.6		μA		
Analog supply	Full Speed	Rx	120	_	μA		
USBPHY2_VDD (3.3 V)		Тх	25	_	mA		
		Rx	252	_	μA		
	Low Speed	Тх	5.5	_	mA		
All supplies	Suspend		50	100	μA		

¹ Values must be verified

3.1.6 Power Modes

Table 12 describes the core, clock, and module settings for the different power modes of the processor.

 Table 12. i.MX25 Power Mode Settings

Core/Clock/Module	Power Mode									
	Doze	Wait	Stop/Sleep ¹	Run (266 MHz)	Run (400 MHz)					
ARM core	Platform clock is off	In wait-for-interrupt mode	_	Active @ 266 MHz	Active @ 400 MHz					
Well bias	On	Off	On	Off	Off					
MCU PLL	On	On	Off	On	On					
USB PLL	Off	Off	Off	On	On					
OSC24M	On	On	Off	On	On					
OSC32K	On	On	On	On	On					
Other modules	Off	Off	Off	On	On					



¹ Sleep mode differs from stop mode in that the core voltage is reduced to 1 V.

Table 13 shows typical current consumption for the various power supplies under the various power modes.

Dower Group	Dewer Supplies	Voltage	tage Current Consumption for Power Modes ¹					
Power Group	Power Supplies	Setting	Doze	Wait	Stop	Sleep		
NVCC_EMI	NVCC_EMI1 NVCC_EMI2	3.0 V	5 μΑ	3.15 μΑ	3.51 μA	3.61 μA		
NVCC_CRM	NVCC_CRM	3.0 V	1.15 μΑ	4.31 μA	0.267 μA	0.32 μΑ		
NVCC_ OTHER	NVCC_SDIO NVCC_CSI NVCC_NFC NVCC_JTAG NVCC_LCDC NVCC_MISC	3.0 V	31.2 μA	29.5 μΑ	31.7 μA	32.1 μA		
NVCC_ADC	NVCC_ADC	3.0 V	163 μA	3.25 μΑ	1.14 µA	0.871 μA		
OSC24M	OSC24M_ VDD	3.0 V	906 μA	903 μΑ	10.2 µA mA	10.5 μA		
PLL_VDD	MPLL_VDD UPLL_VDD	1.4 V	6.83 mA	6.83 mA	38.9 μA	39.1 μA		
QVDD	QVDD	1.15 V	8.79 mA	11.28 mA	842 μA	665 μA		
USBPHY1_ VDDA	USBPHY1_ VDDA	3.17 V	240 μA	240 μΑ	241 μA	242 μΑ		
USBPHY1_ VDDA_VBIAS	USBPHY1_ VDDA_VBIAS	3.17 V	0.6 μΑ	1.46 μA	0.328 μΑ	0.231 μA		
USBPHY1_ UPLL_VDD	USBPHY1_ UPLL_VDD	3.17 V	201 μA	201 μΑ	191 µA	191 μA		
USBPHY2	USBPHY2_ VDD	3.0 V	158 μA	0158 μΑ	164 μA	164 μΑ		

Table 13. i.MX25 Power Mode Current Consumption

¹ Values are typical, under typical use conditions.

In the reduced power mode, shown in Table 14, the i.MX25 is powered down, while the RTC clock and the secure keys (in secure-use case), remain operational. BAT_VDD is tied to a battery while all other supplies are turned off.

NOTE

In this low-power mode, i.MX25 cannot be woken up with an interrupt; it must be powered back up before it can detect any events.



Power Group	wer Group Power Supply Voltage Setting		Typical Current Consumption
BAT_VDD	BAT_VDD	1.15 V	9.95 μΑ
		1.55 V	12.6 μΑ

Table 14. iMX25 Reduced Power Mode Current Consumption

3.2 Supply Power-Up/Power-Down Requirements and Restrictions

Any i.MX25 board design must comply with the power-up and power-down sequence guidelines given in this section to ensure reliable operation of the device. Recommended power-up and power-down sequences are given in the following subsections.

CAUTION

Deviations from the guidelines in this section may result in the following situations:

- Excessive current during power-up phase
- Prevention of the device from booting
- Irreversible damage to the i.MX25 (worst-case scenario)

NOTE

For security applications, the coin battery must be connected during both power-up and power-down sequences to ensure that security keys are not unintentionally erased.

3.2.1 Power-Up Sequence

For those users that are not using DryIce/SRTC, the following power-up sequence is recommended:

- 1. Assert power on reset (POR).
- 2. Turn on QVDD digital logic domain supplies.
- 3. Turn on NVCCx digital I/O power supplies after QVDD is stable.
- Turn on all other analog power supplies, including USBPHY1_VDDA_BIAS, USBPHY1_UPLL_VDD, USBPHY1_VDDA, USBPHY2_VDD, OSC24M_VDD, MPPLL_VDD, UPLL_VDD, NVCC_ADC, and FUSEVDD (FUSEVDD is tied to GND if fuses are not programmed), after all NVCCx digital I/O supplies are stable.
- 5. Negate the POR signal.



NOTE

- The user is advised to connect FUSEVDD to GND except when fuses are programmed, to prevent unintentional blowing of fuses.
- Other power-up sequences may be possible; however, the above sequence has been verified and is recommended.
- There is a 1 ms minimum time between supplies coming up, and a 1 ms minimum time between POR_B assert and de-assert.
- The dV/dT should be no faster than 0.25 V/ μ s for all power supplies, to avoid triggering ESD circuit.

Figure 2 shows the power-up sequence diagram. After POR_B is asserted, Core VDD and NVDDx can be powered up. After Core VDD and NVDDx are stable, the analog supplies can be powered up.



Figure 2. Power-Up Sequence Diagram

3.2.2 Power-Down Sequence

There are no special requirements for the power-down sequence. All power supplies can be shut down at the same time.

3.2.3 SRTC Drylce Power-Up/Down Sequence

In order to guarantee DryIce power-loss protection, including retention of SRTC time data during power down, users must do the following:

- Place a proper capacitor on the NVCC_DRYICE output pin, and
- Implement the below power-up/down sequence
- 1. Assert power on reset (POR).
- 2. Turn on NVCC_CRM.
- 3. Turn on QVDD digital logic domain supplies for not less than 1 ms and not more than 32 ms, after NVCC_CRM reaches 90% of 3.3 V.



NOTE

This is to guarantee that POR is stable already at NVCC_CRM/QVDD power domain interface before QVDD is turned on, and POR instantly propagates to QVDD domain after QVDD is turned on.

- 4. Turn on other NVCCx digital I/O power supplies for not less than 1 ms and not more than 32 ms, after QVDD reaches 90% of 1.2 V.
- Turn on all other analog power supplies, including USBPHY1_VDDA_BIAS, USBPHY1_UPLL_VDD, USBPHY1_VDDA, USBPHY2_VDD, NVCC_ADC, OSC24M_VDD, MPPLL_VDD, UPLL_VDD, and FUSEVDD (FUSEVDD is tied to GND if fuses are not programmed) for not less than 1 ms and not more than 32 ms, after NVCCx reaches 90% of 3.3 V.

NOTE

This is to guarantee that analog peripherals can get properly initialized (reset) values from QVDD domain and NVCCx domain.

6. Negate the POR signal for at least 90 μ s after all previous steps.

NOTE

- This is to guarantee that both POR logic and clocks are stable inside the i.MX25 chip, before POR is removed.
- The dV/dT should be no faster than 0.25 V/us for all power supplies, to avoid triggering ESD circuit.

In addition, the following power-down sequence is recommended:

- 1. Turn off power for analog parts, including USBPHY1_VDDA_BIAS, USBPHY1_UPLL_VDD, USBPHY1_VDDA, USBPHY2_VDD, NVCC_ADC, and FUSEVDD (FUSEVDD is tied to GND if fuses are not programmed).
- 2. Turn off QVDD.
- 3. Turn off NVCCx, PLL, OSC, and other powers.

NOTE

The power-down steps can be executed simultaneously, or very shortly one after another.

3.3 **Power Characteristics**

Table 15 shows values representing maximum current numbers for the i.MX25 under worst case voltage and temperature conditions. These values are derived from the i.MX25 with core clock speed up to 400 MHz. Additionally, no power saving techniques such as clock gating were implemented when measuring these values. Common supplies are bundled according to the i.MX25 power-up sequence requirements. Peak numbers are provided for system designers so that the i.MX25 power supply requirements are satisfied during startup and transient conditions. Freescale recommends that system



current measurements are taken with customer-specific use-cases to reflect the normal operating conditions in the end system.

Power Supply	Voltage (V)	Max Current (mA)
QVDD	1.52	360
NVCC_EMI1, NVCC_EMI2	1.9	30
NVCC_CRM, NVCC_SDIO, NVCC_CSI, NVCC_NFC, NVCC_JTAG, NVCC_LCDC, NVCC_MISC	3.6	110
MPLL_VDD, UPLL_VDD	1.65	20
USBPHY1_VDDA_BIAS,USBPHY1_UPLL_VDD, USBPHY1_VDDA, USBPHY2_VDD, OSC24M_VDD, NVCC_ADC	3.3	40
FUSE_VDD ¹	3.6	62
BATT_VDD	1.55	0.030

Table	15.	Power	Consumption
-------	-----	-------	-------------

¹ The FUSE_VDD rail is connected to ground. it only needs a voltage if the system fuse burning is needed.

The method for obtaining the maximum current is as follows:

- 1. Measure the worst case power consumption on individual rails using directed test on i.MX25.
- 2. Correlate the worst case power consumption power measurements with the worst case power consumption simulations.
- 3. Combine common voltage rails based on the power supply sequencing requirements (add the worst case power consumption on each rail within some test cases from several test cases run, to maximize different rails in the power group).
- 4. Guard the worst case numbers for temperature and process variation.
- 5. The sum of individual rails is greater than the real world power consumption, since a real system does not typically maximize the power consumption on all peripherals simultaneously.
- 6. BATT_VDD current is measured when the system is in reduced power mode maintaining the RTC. When the system is in run mode, QVDD is used to supply the DryIce, so this current becomes negligible. See Table 12, for more details on the power modes.

NOTE

The values mentioned above should not be taken as a typical max run data for specific use cases. These values are Absolute MAX data. Freescale recommends that the system current measurements are taken with customer-specific use-cases to reflect normal operating conditions in the end system.



3.4 Thermal Characteristics

The thermal resistance characteristics for the device are given in Table 16. These values are measured under the following conditions:

- Two-layer substrate
- Substrate solder mask thickness: 0.025 mm
- Substrate metal thicknesses: 0.016 mm
- Substrate core thickness: 0.200 mm
- Core through I.D: 0.118 mm, Core through plating 0.016 mm.
- Flag: Trace style with ground balls under the die connected to the flag
- Die Attach: 0.033 mm non-conductive die attach, k = 0.3 W/m K
- Mold compound: Generic mold compound; k = 0.9 W/m K

Table 16. Thermal Resistance Data

Rating	Condition	Symbol	Value	Unit
Junction to ambient ¹ natural convection	Single layer board (1s)	R _{eJA}	55	°C/W
Junction to ambient ¹ natural convection	Four layer board (2s2p)	R _{eJA}	33	°C/W
Junction to ambient ¹ (@200 ft/min)	Single layer board (1s)	R _{eJMA}	46	°C/W
Junction to ambient ¹ (@200 ft/min)	Four layer board (2s2p)	R _{eJMA}	29	°C/W
Junction to boards ²	—	R _{eJB}	22	°C/W
Junction to case (top) ³	_	R _{eJCtop}	13	°C/W
Junction to package top ⁴	Natural convection	Ψ_{JT}	2	°C/W

¹ Junction-to-ambient thermal resistance determined per JEDC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

² Junction-to-board thermal resistance determined per JEDC JESD51-8. Thermal test board meets JEDEC specification for this package.

- ³ Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- ⁴ Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, this thermal characterization parameter is written as Psi-JT.

3.5 I/O DC Parameters

This section includes the DC parameters of the following I/O types:

- DDR I/O: Mobile DDR (mDDR), double data rate (DDR2), or synchronous dynamic random access memory (SDRAM)
- General purpose I/O (GPIO)



NOTE

The term 'OVDD' in this section refers to the associated supply rail of an input or output. The association is shown in the "Signal Multiplexing" chapter of the reference manual.

3.5.1 DDR I/O DC Parameters

The DDR pad type is configured by the IOMUXC_SW_PAD_CTL_GRP_DDRTYPE register (see the External Signals and Pin Multiplexing chapter of the *i.MX25 Reference Manual* for details).

3.5.1.1 DDR_TYPE = 00 Standard Setting DDR I/O DC Parameters

Table 17 shows the I/O parameters for mobile DDR. These settings are suitable for mDDR and DDR2 $1.8V (\pm 5\%)$ applications.

DC Electrical Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
High-level output voltage	Voh	$I_{OH} = -1mA$ $I_{OH} = Specified Drive$	OVDD - 0.08 0.8 × OVDD	—	_	V
Low-level output voltage	Vol	$I_{OL} = 1mA$ $I_{OL} = Specified Drive$	_		0.08 0.2 × OVDD	V
High-level output current	l loh	Voh = 0.8 × OVDDV Standard Drive High Drive Max. Drive	-3.6 -7.2 -10.8		_	mA
Low-level output current	l Iol	Vol = 0.2 × OVDDV Standard Drive High Drive Max. Drive	3.6 7.2 10.8		_	mA
High-level DC CMOS input voltage	VIH	—	0.7 imes OVDD	OVDD	OVDD+0.3	V
Low-level DC CMOS input voltage	VIL	—	-0.3	0	0.3 imes OVDD	V
Differential receiver VTH+	VTH+	—		—	100	mV
Differential receiver VTH-	VTH-		-100	—	_	mV
Input current (no pull-up/down)	IIN	VI = 0 VI = OVDD	_	—	110 60	nA
High-impedance I/O supply current	lcc-ovdd	VI = OVDD or 0	_	—	990	nA
High-impedance core supply current	lcc-vddi	VI = VDD or 0	_	—	1220	nA

Table 17. Mobile DDR I/O DC Electrical Characteristics



3.5.1.2 DDR_TYPE = 01 SDRAM I/O DC Parameters

Table 18 shows the DC I/O parameters for SDRAM.

DC Electrical Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
High-level output voltage	Voh	loh = Specified Drive (loh = -4, -8, -12, -16mA)	2.4	—	—	V
Low-level output voltage	Vol	Ioh = Specified Drive (Ioh = 4, 8, 12, 16mA)	—	—	0.4	V
High-level output current	l Ioh	Standard Drive High Drive Max. Drive	-4.0 -8.0 -12.0	_	_	mA
Low-level output current	l Iol	Standard Drive High Drive Max. Drive	4.0 8.0 12.0	_	_	mA
High-level DC input voltage	VIH	_	2.0	_	3.6	V
Low-level DC input voltage	VIL	_	–0.3 V	_	0.8	V
Input current (no pull-up/down)	IIN	VI = 0 VI = OVDD	—	—	150 80	nA
High-impedance I/O supply current	Icc-ovdd	VI = OVDD or 0	_	—	1180	nA
High-impedance core supply current	lcc-vddi	VI = VDD or 0	—	_	1220	nA

Table 18. SDRAM DC Electrical Characteristics

3.5.1.3 DDR_TYPE = 10 Max Setting DDR I/O DC Parameters

Table 19 shows the I/O parameters for DDR2 (SSTL_18).

Table 19. DDR2 (SSTL_18) I/O DC Electrical Characteristics

DC Electrical Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
High-level output voltage	Voh	—	OVDD – 0.28		_	V
Low-level output voltage	Vol	—	_	_	0.28	V
Output min. source current ¹	lloh	—	-13.4		—	mA
Output min. sink current ²	llol	—	13.4	_	—	mA
DC input logic high	VIH(dc)	—	OVDD/2 + 0.125		OVDD + 0.3	V
DC input logic low	VIL(dc)	—	–0.3 V		OVDD/2 - 0.125	V
DC input signal voltage ³ (for differential signal)	Vin(dc)	—	-0.3	_	OVDD + 0.3	V
DC differential input voltage ⁴	Vid(dc)	—	0.25		OVDD+0.6	V



DC Electrical Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Termination voltage ⁵	Vtt	—	OVDD/2 - 0.04	OVDD/2	OVDD/2 + 0.04	
Input current ⁶ (no pull-up/down)	IIN	VI = 0 VI = OVDD	—	—	110 60	nA
High-impedance I/O supply current ⁶	lcc-ovdd	VI = OVDD or 0	—	—	980	nA
High-impedance core supply current ⁶	Icc-vddi	VI = VDD or 0		—	1210	nA

Table 19. DDR2 (SSTL_18) I/O DC Electrical Characteristics (continued)

¹ OVDD = 1.7 V; V_{out} = 1.42 V. (V_{out} -OVDD)/IOH must be less than 21 W for values of V_{out} between OVDD and OVDD-0.28 V.

² OVDD = 1.7 V; V_{out} = 280 mV. V_{out} /IOL must be less than 21 W for values of V_{out} between 0 V and 280 mV. Simulation circuit for parameters V_{oh} and V_{ol} for I/O cells is below.

³ Vin(dc) specifies the allowable DC excursion of each differential input.

- ⁴ Vid(dc) specifies the input differential voltage required for switching. The minimum value is equal to Vih(dc) Vil(dc).
- ⁵ Vtt is expected to track OVDD/2.

⁶ Minimum condition: BCS model, 1.95 V, and –40 °C. Typical condition: typical model, 1.8 V, and 25 °C. Maximum condition: wcs model, 1.65 V, and 105 °C.

3.5.2 GPIO I/O DC Parameters

Table 20 shows the I/O parameters for GPIO.

Table 20. GPIO DC Electrical Characteristics

DC Electrical Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
High-level output voltage ¹	Voh	loh=–1mA loh = Specified Drive	OVDD - 0.15 0.8 × OVDD		—	V
Low-level output voltage ¹	Vol	Iol=1mA Iol=Specified Drive	_	_	0.15 0.2 × OVDD	V
High-level output current for slow mode	l loh	Voh=0.8 × OVDD Standard Drive High Drive Max. Drive	-2.0 -4.0 -8.0	_	_	mA
High-level output current for fast mode	l Ioh	Voh=0.8 × OVDD Standard Drive High Drive Max. Drive	-4.0 -6.0 -8.0		_	mA
Low-level output current for slow mode	l Iol	Voh=0.2 × OVDD Standard Drive High Drive Max. Drive	2.0 4.0 8.0		_	mA
Low-level output current for fast mode	l Iol	Voh=0.2 × OVDD Standard Drive High Drive Max. Drive	4.0 6.0 8.0	_	_	mA
High-level DC input voltage	VIH	—	$0.7 \times \text{OVDD}$	—	OVDD	V
Low-level DC input voltage	VIL	—	–0.3 V	—	$0.3 \times \text{OVDD}$	V



DC Electrical Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Input hysteresis	VHYS	OVDD = 3.3 V OVDD = 1.8V	370 290	—	420 320	mV
Schmitt trigger VT+ ¹	VT+	_	$0.5 \times \text{OVDD}$	—	—	V
Schmitt trigger VT– ¹	VT–	_	—	_	$0.5 \times \text{OVDD}$	V
Pull-up resistor (22 kΩ PU)	Rpu	Vi=0	18.5	22	25.6	kΩ
Pull-up resistor (47 kΩ PU)	Rpu	Vi=0	41	47	55	kΩ
Pull-up resistor (100 kΩ PU)	Rpu	Vi=0	85	100	120	kΩ
Pull-down resistor (100 kΩ PD)	Rpd	VI = OVDD	85	100	120	kΩ
Input current (no pull-up/down)	IIN	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = 0VDD = 1.8 V	_		100 60 77 50	nA
Input current (22 kΩ PU)	IIN	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = OVDD = 1.8 V	117 0.0001 64 0.0001		184 0.0001 104 0.0001	μA
Input current (47 kΩ PU)	IIN	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = OVDD = 1.8 V	54 0.0001 30 0.0001	_	88 0.0001 49 0.0001	μA
Input current (100 kΩ PU)	IIN	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = OVDD = 1.8 V	25 0.0001 14 0.0001		42 0.0001 23 0.0001	μΑ
Input current (100 kΩ PD)	IIN	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = OVDD = 1.8 V	25 0.0001 14 0.0001		42 0.001 23 0.0001	μA
High-impedance I/O supply current	lcc–ovdd	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = 0VDD = 1.8 V	_		688 688 560 560	nA
High-impedance core supply current	Icc-vddi	VI = 0, OVDD = 3.3 V VI = OVDD = 3.3 V VI = 0, OVDD = 1.8 V VI = 0VDD = 1.8 V	_	_	490 490 410 410	nA

Table 20, GPIO DC Electrical Charact	eristics (continued)

¹ Hysteresis of 250 mV is guaranteed over all operating conditions when hysteresis is enabled.

3.6 AC Electrical Characteristics

This section provides the AC parameters for slow and fast I/O.



Figure 3 shows the load circuit for output. Figure 4 through Figure 6 show the output transition time and propagation waveforms.

